blob: 58760363a967dc9f673a25d1dcd59f709b4b6a4d [file] [log] [blame]
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001/*
Uwe Hermannd1107642007-08-29 17:52:32 +00002 * This file is part of the flashrom project.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00003 *
Uwe Hermannd1107642007-08-29 17:52:32 +00004 * Copyright (C) 2005-2007 coresystems GmbH <stepan@coresystems.de>
5 * Copyright (C) 2006 Uwe Hermann <uwe@hermann-uwe.de>
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +00006 * Copyright (C) 2007-2009 Luc Verhaegen <libv@skynet.be>
Carl-Daniel Hailfinger92242622007-09-27 14:29:57 +00007 * Copyright (C) 2007 Carl-Daniel Hailfinger
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00008 *
Uwe Hermannd1107642007-08-29 17:52:32 +00009 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; version 2 of the License.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000012 *
Uwe Hermannd1107642007-08-29 17:52:32 +000013 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000017 */
18
19/*
20 * Contains the board specific flash enables.
21 */
22
Carl-Daniel Hailfinger1c6d2ff2012-08-27 00:44:42 +000023#include <strings.h>
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000024#include <string.h>
Stefan Taunerb4e06bd2012-08-20 00:24:22 +000025#include <stdlib.h>
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000026#include "flash.h"
Carl-Daniel Hailfinger5b997c32010-07-27 22:41:39 +000027#include "programmer.h"
Patrick Georgi32508eb2012-07-20 20:35:14 +000028#include "hwaccess.h"
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000029
Carl-Daniel Hailfingercceafa22010-05-26 01:45:41 +000030#if defined(__i386__) || defined(__x86_64__)
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000031/*
Uwe Hermannffec5f32007-08-23 16:08:21 +000032 * Helper functions for many Winbond Super I/Os of the W836xx range.
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000033 */
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000034/* Enter extended functions */
Peter Stuge9d9399c2009-01-26 02:34:51 +000035void w836xx_ext_enter(uint16_t port)
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000036{
Andriy Gapon65c1b862008-05-22 13:22:45 +000037 OUTB(0x87, port);
38 OUTB(0x87, port);
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000039}
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000040
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000041/* Leave extended functions */
Peter Stuge9d9399c2009-01-26 02:34:51 +000042void w836xx_ext_leave(uint16_t port)
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000043{
Andriy Gapon65c1b862008-05-22 13:22:45 +000044 OUTB(0xAA, port);
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000045}
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000046
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +000047/* Generic Super I/O helper functions */
48uint8_t sio_read(uint16_t port, uint8_t reg)
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000049{
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +000050 OUTB(reg, port);
51 return INB(port + 1);
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000052}
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000053
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +000054void sio_write(uint16_t port, uint8_t reg, uint8_t data)
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000055{
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +000056 OUTB(reg, port);
57 OUTB(data, port + 1);
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000058}
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000059
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +000060void sio_mask(uint16_t port, uint8_t reg, uint8_t data, uint8_t mask)
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000061{
Ronald G. Minnichfa496922007-10-12 21:22:40 +000062 uint8_t tmp;
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000063
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +000064 OUTB(reg, port);
65 tmp = INB(port + 1) & ~mask;
66 OUTB(tmp | (data & mask), port + 1);
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000067}
68
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +000069/* Winbond W83697 documentation indicates that the index register has to be written for each access. */
Jacob Garberbeeb8bc2019-06-21 15:24:17 -060070static void sio_mask_alzheimer(uint16_t port, uint8_t reg, uint8_t data, uint8_t mask)
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +000071{
72 uint8_t tmp;
73
74 OUTB(reg, port);
75 tmp = INB(port + 1) & ~mask;
76 OUTB(reg, port);
77 OUTB(tmp | (data & mask), port + 1);
78}
79
Carl-Daniel Hailfinger14e100c2009-12-22 23:42:04 +000080/* Not used yet. */
81#if 0
82static int enable_flash_decode_superio(void)
83{
84 int ret;
85 uint8_t tmp;
86
87 switch (superio.vendor) {
88 case SUPERIO_VENDOR_NONE:
89 ret = -1;
90 break;
91 case SUPERIO_VENDOR_ITE:
92 enter_conf_mode_ite(superio.port);
Uwe Hermann43959702010-03-13 17:28:29 +000093 /* Enable flash mapping. Works for most old ITE style Super I/O. */
Carl-Daniel Hailfinger14e100c2009-12-22 23:42:04 +000094 tmp = sio_read(superio.port, 0x24);
95 tmp |= 0xfc;
96 sio_write(superio.port, 0x24, tmp);
97 exit_conf_mode_ite(superio.port);
98 ret = 0;
99 break;
100 default:
Sean Nelson316a29f2010-05-07 20:09:04 +0000101 msg_pdbg("Unhandled Super I/O type!\n");
Carl-Daniel Hailfinger14e100c2009-12-22 23:42:04 +0000102 ret = -1;
103 break;
104 }
105 return ret;
106}
107#endif
108
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000109/*
Michael Karcherb3fe2fc2010-05-24 16:03:57 +0000110 * SMSC FDC37B787: Raise GPIO50
111 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000112static int fdc37b787_gpio50_raise(uint16_t port)
Michael Karcherb3fe2fc2010-05-24 16:03:57 +0000113{
114 uint8_t id, val;
115
116 OUTB(0x55, port); /* enter conf mode */
117 id = sio_read(port, 0x20);
118 if (id != 0x44) {
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000119 msg_perr("\nERROR: FDC37B787: Wrong ID 0x%02X.\n", id);
Michael Karcherb3fe2fc2010-05-24 16:03:57 +0000120 OUTB(0xAA, port); /* leave conf mode */
121 return -1;
122 }
123
124 sio_write(port, 0x07, 0x08); /* Select Aux I/O subdevice */
125
126 val = sio_read(port, 0xC8); /* GP50 */
127 if ((val & 0x1B) != 0x10) /* output, no invert, GPIO */
128 {
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000129 msg_perr("\nERROR: GPIO50 mode 0x%02X unexpected.\n", val);
Michael Karcherb3fe2fc2010-05-24 16:03:57 +0000130 OUTB(0xAA, port);
131 return -1;
132 }
133
134 sio_mask(port, 0xF9, 0x01, 0x01);
135
136 OUTB(0xAA, port); /* Leave conf mode */
137 return 0;
138}
139
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000140/*
141 * Suited for:
142 * - Nokia IP530: Intel 440BX + PIIX4 + FDC37B787
Michael Karcherb3fe2fc2010-05-24 16:03:57 +0000143 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000144static int fdc37b787_gpio50_raise_3f0(void)
Michael Karcherb3fe2fc2010-05-24 16:03:57 +0000145{
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000146 return fdc37b787_gpio50_raise(0x3f0);
Michael Karcherb3fe2fc2010-05-24 16:03:57 +0000147}
148
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000149struct winbond_mux {
150 uint8_t reg; /* 0 if the corresponding pin is not muxed */
151 uint8_t data; /* reg/data/mask may be directly ... */
152 uint8_t mask; /* ... passed to sio_mask */
153};
154
155struct winbond_port {
156 const struct winbond_mux *mux; /* NULL or pointer to mux info for the 8 bits */
157 uint8_t ldn; /* LDN this GPIO register is located in */
Elyes HAOUAS124ef382018-03-27 12:15:09 +0200158 uint8_t enable_bit; /* bit in 0x30 of that LDN to enable
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000159 the GPIO port */
160 uint8_t base; /* base register in that LDN for the port */
161};
162
163struct winbond_chip {
164 uint8_t device_id; /* reg 0x20 of the expected w83626x */
165 uint8_t gpio_port_count;
166 const struct winbond_port *port;
167};
168
169
170#define UNIMPLEMENTED_PORT {NULL, 0, 0, 0}
171
172enum winbond_id {
173 WINBOND_W83627HF_ID = 0x52,
Michael Karcherea36c9c2010-06-27 15:07:52 +0000174 WINBOND_W83627EHF_ID = 0x88,
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000175 WINBOND_W83627THF_ID = 0x82,
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000176 WINBOND_W83697HF_ID = 0x60,
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000177};
178
179static const struct winbond_mux w83627hf_port2_mux[8] = {
180 {0x2A, 0x01, 0x01}, /* or MIDI */
181 {0x2B, 0x80, 0x80}, /* or SPI */
182 {0x2B, 0x40, 0x40}, /* or SPI */
183 {0x2B, 0x20, 0x20}, /* or power LED */
184 {0x2B, 0x10, 0x10}, /* or watchdog */
185 {0x2B, 0x08, 0x08}, /* or infra red */
186 {0x2B, 0x04, 0x04}, /* or infra red */
187 {0x2B, 0x03, 0x03} /* or IRQ1 input */
188};
189
190static const struct winbond_port w83627hf[3] = {
191 UNIMPLEMENTED_PORT,
192 {w83627hf_port2_mux, 0x08, 0, 0xF0},
Uwe Hermann91f4afa2011-07-28 08:13:25 +0000193 UNIMPLEMENTED_PORT,
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000194};
195
Michael Karcherea36c9c2010-06-27 15:07:52 +0000196static const struct winbond_mux w83627ehf_port2_mux[8] = {
197 {0x29, 0x06, 0x02}, /* or MIDI */
198 {0x29, 0x06, 0x02},
199 {0x24, 0x02, 0x00}, /* or SPI ROM interface */
200 {0x24, 0x02, 0x00},
201 {0x2A, 0x01, 0x01}, /* or keyboard/mouse interface */
202 {0x2A, 0x01, 0x01},
203 {0x2A, 0x01, 0x01},
Uwe Hermann91f4afa2011-07-28 08:13:25 +0000204 {0x2A, 0x01, 0x01},
Michael Karcherea36c9c2010-06-27 15:07:52 +0000205};
206
207static const struct winbond_port w83627ehf[6] = {
208 UNIMPLEMENTED_PORT,
209 {w83627ehf_port2_mux, 0x09, 0, 0xE3},
210 UNIMPLEMENTED_PORT,
211 UNIMPLEMENTED_PORT,
212 UNIMPLEMENTED_PORT,
Uwe Hermann91f4afa2011-07-28 08:13:25 +0000213 UNIMPLEMENTED_PORT,
Michael Karcherea36c9c2010-06-27 15:07:52 +0000214};
215
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000216static const struct winbond_mux w83627thf_port4_mux[8] = {
217 {0x2D, 0x01, 0x01}, /* or watchdog or VID level strap */
218 {0x2D, 0x02, 0x02}, /* or resume reset */
219 {0x2D, 0x04, 0x04}, /* or S3 input */
220 {0x2D, 0x08, 0x08}, /* or PSON# */
221 {0x2D, 0x10, 0x10}, /* or PWROK */
222 {0x2D, 0x20, 0x20}, /* or suspend LED */
223 {0x2D, 0x40, 0x40}, /* or panel switch input */
Uwe Hermann91f4afa2011-07-28 08:13:25 +0000224 {0x2D, 0x80, 0x80}, /* or panel switch output */
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000225};
226
227static const struct winbond_port w83627thf[5] = {
228 UNIMPLEMENTED_PORT, /* GPIO1 */
229 UNIMPLEMENTED_PORT, /* GPIO2 */
230 UNIMPLEMENTED_PORT, /* GPIO3 */
231 {w83627thf_port4_mux, 0x09, 1, 0xF4},
Uwe Hermann91f4afa2011-07-28 08:13:25 +0000232 UNIMPLEMENTED_PORT, /* GPIO5 */
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000233};
234
235static const struct winbond_chip winbond_chips[] = {
236 {WINBOND_W83627HF_ID, ARRAY_SIZE(w83627hf), w83627hf },
Michael Karcherea36c9c2010-06-27 15:07:52 +0000237 {WINBOND_W83627EHF_ID, ARRAY_SIZE(w83627ehf), w83627ehf},
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000238 {WINBOND_W83627THF_ID, ARRAY_SIZE(w83627thf), w83627thf},
239};
240
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000241#define WINBOND_SUPERIO_PORT1 0x2e
242#define WINBOND_SUPERIO_PORT2 0x4e
243
244/* We don't really care about the hardware monitor, but it offers better (more specific) device ID info than
245 * the simple device ID in the normal configuration registers.
246 * Note: This function expects to be called while the Super I/O is in config mode.
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000247 */
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000248static uint8_t w836xx_deviceid_hwmon(uint16_t sio_port)
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000249{
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000250 uint16_t hwmport;
251 uint16_t hwm_vendorid;
252 uint8_t hwm_deviceid;
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000253
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000254 sio_write(sio_port, 0x07, 0x0b); /* Select LDN 0xb (HWM). */
255 if ((sio_read(sio_port, 0x30) & (1 << 0)) != (1 << 0)) {
256 msg_pinfo("W836xx hardware monitor disabled or does not exist.\n");
257 return 0;
258 }
259 /* Get HWM base address (stored in LDN 0xb, index 0x60/0x61). */
260 hwmport = sio_read(sio_port, 0x60) << 8;
261 hwmport |= sio_read(sio_port, 0x61);
262 /* HWM address register = HWM base address + 5. */
263 hwmport += 5;
264 msg_pdbg2("W836xx Hardware Monitor at port %04x\n", hwmport);
265 /* FIXME: This busy check should happen before each HWM access. */
266 if (INB(hwmport) & 0x80) {
267 msg_pinfo("W836xx hardware monitor busy, ignoring it.\n");
268 return 0;
269 }
270 /* Set HBACS=1. */
271 sio_mask_alzheimer(hwmport, 0x4e, 0x80, 0x80);
272 /* Read upper byte of vendor ID. */
273 hwm_vendorid = sio_read(hwmport, 0x4f) << 8;
274 /* Set HBACS=0. */
275 sio_mask_alzheimer(hwmport, 0x4e, 0x00, 0x80);
276 /* Read lower byte of vendor ID. */
277 hwm_vendorid |= sio_read(hwmport, 0x4f);
278 if (hwm_vendorid != 0x5ca3) {
279 msg_pinfo("W836xx hardware monitor vendor ID weirdness: expected 0x5ca3, got %04x\n",
280 hwm_vendorid);
281 return 0;
282 }
283 /* Set Bank=0. */
284 sio_mask_alzheimer(hwmport, 0x4e, 0x00, 0x07);
285 /* Read "chip" ID. We call this one the device ID. */
286 hwm_deviceid = sio_read(hwmport, 0x58);
287 return hwm_deviceid;
288}
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000289
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000290void probe_superio_winbond(void)
291{
Carl-Daniel Hailfinger1c6d2ff2012-08-27 00:44:42 +0000292 struct superio s = {0};
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000293 uint16_t winbond_ports[] = {WINBOND_SUPERIO_PORT1, WINBOND_SUPERIO_PORT2, 0};
294 uint16_t *i = winbond_ports;
295 uint8_t model;
296 uint8_t tmp;
297
298 s.vendor = SUPERIO_VENDOR_WINBOND;
299 for (; *i; i++) {
300 s.port = *i;
301 /* If we're already in Super I/O config more, the W836xx enter sequence won't hurt. */
302 w836xx_ext_enter(s.port);
303 model = sio_read(s.port, 0x20);
304 /* No response, no point leaving the config mode. */
305 if (model == 0xff)
306 continue;
307 /* Try to leave config mode. If the ID register is still readable, it's not a Winbond chip. */
308 w836xx_ext_leave(s.port);
309 if (model == sio_read(s.port, 0x20)) {
310 msg_pdbg("W836xx enter config mode worked or we were already in config mode. W836xx "
311 "leave config mode had no effect.\n");
312 if (model == 0x87) {
313 /* ITE IT8707F and IT8710F are special: They need the W837xx enter sequence,
314 * but they want the ITE exit sequence. Handle them here.
315 */
316 tmp = sio_read(s.port, 0x21);
317 switch (tmp) {
318 case 0x07:
319 case 0x10:
320 s.vendor = SUPERIO_VENDOR_ITE;
321 s.model = (0x87 << 8) | tmp ;
322 msg_pdbg("Found ITE Super I/O, ID 0x%04hx on port "
323 "0x%x\n", s.model, s.port);
324 register_superio(s);
325 /* Exit ITE config mode. */
326 exit_conf_mode_ite(s.port);
327 /* Restore vendor for next loop iteration. */
328 s.vendor = SUPERIO_VENDOR_WINBOND;
329 continue;
330 }
331 }
Stefan Tauner23e10b82016-01-23 16:16:49 +0000332 msg_pdbg("Active config mode, unknown reg 0x20 ID: %02x.\n", model);
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000333 continue;
Stefan Tauner23e10b82016-01-23 16:16:49 +0000334 }
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000335 /* The Super I/O reacts to W836xx enter and exit config mode, it's probably Winbond. */
336 w836xx_ext_enter(s.port);
337 s.model = sio_read(s.port, 0x20);
338 switch (s.model) {
339 case WINBOND_W83627HF_ID:
340 case WINBOND_W83627EHF_ID:
341 case WINBOND_W83627THF_ID:
Stefan Taunereb582572012-09-21 12:52:50 +0000342 msg_pdbg("Found Winbond Super I/O, id 0x%02hx\n", s.model);
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000343 register_superio(s);
344 break;
345 case WINBOND_W83697HF_ID:
346 /* This code is extremely paranoid. */
347 tmp = sio_read(s.port, 0x26) & 0x40;
348 if (((tmp == 0x00) && (s.port != WINBOND_SUPERIO_PORT1)) ||
349 ((tmp == 0x40) && (s.port != WINBOND_SUPERIO_PORT2))) {
350 msg_pdbg("Winbond Super I/O probe weirdness: Port mismatch for ID "
Stefan Taunereb582572012-09-21 12:52:50 +0000351 "0x%02x at port 0x%04x\n", s.model, s.port);
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000352 break;
353 }
354 tmp = w836xx_deviceid_hwmon(s.port);
355 /* FIXME: This might be too paranoid... */
356 if (!tmp) {
357 msg_pdbg("Probably not a Winbond Super I/O\n");
358 break;
359 }
360 if (tmp != s.model) {
Stefan Taunereb582572012-09-21 12:52:50 +0000361 msg_pinfo("W83 series hardware monitor device ID weirdness: expected 0x%02x, "
362 "got 0x%02x\n", WINBOND_W83697HF_ID, tmp);
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000363 break;
364 }
Stefan Taunereb582572012-09-21 12:52:50 +0000365 msg_pinfo("Found Winbond Super I/O, id 0x%02hx\n", s.model);
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000366 register_superio(s);
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000367 break;
368 }
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000369 w836xx_ext_leave(s.port);
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000370 }
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000371 return;
372}
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000373
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000374static const struct winbond_chip *winbond_superio_chipdef(void)
375{
376 int i, j;
377
378 for (i = 0; i < superio_count; i++) {
379 if (superios[i].vendor != SUPERIO_VENDOR_WINBOND)
380 continue;
381 for (j = 0; j < ARRAY_SIZE(winbond_chips); j++)
382 if (winbond_chips[j].device_id == superios[i].model)
383 return &winbond_chips[j];
384 }
385 return NULL;
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000386}
387
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000388/*
389 * The chipid parameter goes away as soon as we have Super I/O matching in the
390 * board enable table. The call to winbond_superio_detect() goes away as
391 * soon as we have generic Super I/O detection code.
392 */
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000393static int winbond_gpio_set(uint16_t base, enum winbond_id chipid,
394 int pin, int raise)
395{
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000396 const struct winbond_chip *chip = NULL;
397 const struct winbond_port *gpio;
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000398 int port = pin / 10;
399 int bit = pin % 10;
400
Carl-Daniel Hailfingerf5e62cb2012-05-06 22:48:01 +0000401 chip = winbond_superio_chipdef();
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000402 if (!chip) {
403 msg_perr("\nERROR: No supported Winbond Super I/O found\n");
404 return -1;
405 }
Michael Karcher979d9252010-06-29 14:44:40 +0000406 if (chip->device_id != chipid) {
407 msg_perr("\nERROR: Found Winbond chip with ID 0x%x, "
408 "expected %x\n", chip->device_id, chipid);
409 return -1;
410 }
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000411 if (bit >= 8 || port == 0 || port > chip->gpio_port_count) {
412 msg_perr("\nERROR: winbond_gpio_set: Invalid GPIO number %d\n",
413 pin);
414 return -1;
415 }
416
417 gpio = &chip->port[port - 1];
418
419 if (gpio->ldn == 0) {
420 msg_perr("\nERROR: GPIO%d is not supported yet on this"
421 " winbond chip\n", port);
422 return -1;
423 }
424
425 w836xx_ext_enter(base);
426
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000427 /* Select logical device. */
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000428 sio_write(base, 0x07, gpio->ldn);
429
430 /* Activate logical device. */
431 sio_mask(base, 0x30, 1 << gpio->enable_bit, 1 << gpio->enable_bit);
432
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000433 /* Select GPIO function of that pin. */
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000434 if (gpio->mux && gpio->mux[bit].reg)
435 sio_mask(base, gpio->mux[bit].reg,
436 gpio->mux[bit].data, gpio->mux[bit].mask);
437
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000438 sio_mask(base, gpio->base + 0, 0, 1 << bit); /* Make pin output */
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000439 sio_mask(base, gpio->base + 2, 0, 1 << bit); /* Clear inversion */
440 sio_mask(base, gpio->base + 1, raise << bit, 1 << bit);
441
442 w836xx_ext_leave(base);
443
444 return 0;
445}
446
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000447/*
Uwe Hermannffec5f32007-08-23 16:08:21 +0000448 * Winbond W83627HF: Raise GPIO24.
Luc Verhaegen7977f4e2007-05-04 04:47:04 +0000449 *
450 * Suited for:
Uwe Hermannffec5f32007-08-23 16:08:21 +0000451 * - Agami Aruma
452 * - IWILL DK8-HTX
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000453 */
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000454static int w83627hf_gpio24_raise_2e(void)
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000455{
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000456 return winbond_gpio_set(0x2e, WINBOND_W83627HF_ID, 24, 1);
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000457}
458
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000459/*
Joshua Roysf280a382010-08-07 21:49:11 +0000460 * Winbond W83627HF: Raise GPIO25.
461 *
462 * Suited for:
463 * - MSI MS-6577
464 */
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000465static int w83627hf_gpio25_raise_2e(void)
Joshua Roysf280a382010-08-07 21:49:11 +0000466{
467 return winbond_gpio_set(0x2e, WINBOND_W83627HF_ID, 25, 1);
468}
469
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000470/*
Stefan Taunerff80e682011-07-20 16:34:18 +0000471 * Winbond W83627EHF: Raise GPIO22.
Michael Karcherea36c9c2010-06-27 15:07:52 +0000472 *
473 * Suited for:
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000474 * - ASUS A8N-VM CSM: AMD Socket 939 + GeForce 6150 (C51) + MCP51
Michael Karcherea36c9c2010-06-27 15:07:52 +0000475 */
Stefan Taunerff80e682011-07-20 16:34:18 +0000476static int w83627ehf_gpio22_raise_2e(void)
Michael Karcherea36c9c2010-06-27 15:07:52 +0000477{
Stefan Taunerff80e682011-07-20 16:34:18 +0000478 return winbond_gpio_set(0x2e, WINBOND_W83627EHF_ID, 22, 1);
Michael Karcherea36c9c2010-06-27 15:07:52 +0000479}
480
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000481/*
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000482 * Winbond W83627THF: Raise GPIO 44.
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000483 *
484 * Suited for:
Stefan Taunerc2eec2c2014-05-03 21:33:01 +0000485 * - MSI K8T Neo2-F V2.0
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000486 */
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000487static int w83627thf_gpio44_raise_2e(void)
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000488{
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000489 return winbond_gpio_set(0x2e, WINBOND_W83627THF_ID, 44, 1);
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000490}
491
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000492/*
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000493 * Winbond W83627THF: Raise GPIO 44.
494 *
495 * Suited for:
496 * - MSI K8N Neo3
497 */
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000498static int w83627thf_gpio44_raise_4e(void)
Peter Stugecce26822008-07-21 17:48:40 +0000499{
Michael Karcherbcd80cd2010-06-27 15:07:49 +0000500 return winbond_gpio_set(0x4e, WINBOND_W83627THF_ID, 44, 1);
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000501}
Uwe Hermann372eeb52007-12-04 21:49:06 +0000502
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000503/*
David Borgb6417a62010-08-02 08:29:34 +0000504 * Enable MEMW# and set ROM size to max.
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000505 * Supported chips: W83L517D, W83697HF/F/HG, W83697SF/UF/UG
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000506 */
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +0000507static void w836xx_memw_enable(uint16_t port)
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000508{
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +0000509 w836xx_ext_enter(port);
510 if (!(sio_read(port, 0x24) & 0x02)) { /* Flash ROM enabled? */
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000511 /* Enable MEMW# and set ROM size select to max. (4M). */
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +0000512 sio_mask(port, 0x24, 0x28, 0x28);
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000513 }
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +0000514 w836xx_ext_leave(port);
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000515}
516
David Borgb02c62b2012-05-05 20:43:42 +0000517/**
518 * Enable MEMW# and set ROM size to max.
519 * Supported chips:
520 * W83697HF/F/HG, W83697SF/UF/UG
521 */
Jacob Garberbeeb8bc2019-06-21 15:24:17 -0600522static void w83697xx_memw_enable(uint16_t port)
David Borgb02c62b2012-05-05 20:43:42 +0000523{
524 w836xx_ext_enter(port);
525 if (!(sio_read(port, 0x24) & 0x02)) { /* Flash ROM enabled? */
526 if((sio_read(port, 0x2A) & 0xF0) == 0xF0) {
527
528 /* CR24 Bits 7 & 2 must be set to 0 enable the flash ROM */
529 /* address segments 000E0000h ~ 000FFFFFh on W83697SF/UF/UG */
Elyes HAOUASac01baa2018-05-28 16:52:21 +0200530 /* These bits are reserved on W83697HF/F/HG */
531 /* Shouldn't be needed though. */
David Borgb02c62b2012-05-05 20:43:42 +0000532
Elyes HAOUASac01baa2018-05-28 16:52:21 +0200533 /* CR28 Bit3 must be set to 1 to enable flash access to */
David Borgb02c62b2012-05-05 20:43:42 +0000534 /* FFE80000h ~ FFEFFFFFh on W83697SF/UF/UG. */
535 /* This bit is reserved on W83697HF/F/HG which default to 0 */
536 sio_mask(port, 0x28, 0x08, 0x08);
537
538 /* Enable MEMW# and set ROM size select to max. (4M)*/
539 sio_mask(port, 0x24, 0x28, 0x38);
540
541 } else {
Stefan Taunerc6fa32d2013-01-04 22:54:07 +0000542 msg_pwarn("Warning: Flash interface in use by GPIO!\n");
David Borgb02c62b2012-05-05 20:43:42 +0000543 }
544 } else {
545 msg_pinfo("BIOS ROM is disabled\n");
Elyes HAOUAS124ef382018-03-27 12:15:09 +0200546 }
547 w836xx_ext_leave(port);
David Borgb02c62b2012-05-05 20:43:42 +0000548}
549
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000550/*
Luc Verhaegen73d21192009-12-23 00:54:26 +0000551 * Suited for:
Stefan Taunerb6304c12012-08-09 23:25:27 +0000552 * - Biostar M7VIQ: VIA KM266 + VT8235
553 */
554static int w83697xx_memw_enable_2e(void)
555{
556 w83697xx_memw_enable(0x2E);
557
558 return 0;
559}
560
561
562/*
563 * Suited for:
Tadas Slotkus3dcdc032012-08-25 03:53:12 +0000564 * - DFI AD77: VIA KT400 + VT8235 + W83697HF
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000565 * - EPoX EP-8K5A2: VIA KT333 + VT8235
566 * - Albatron PM266A Pro: VIA P4M266A + VT8235
567 * - Shuttle AK31 (all versions): VIA KT266 + VT8233
568 * - ASUS A7V8X-MX SE and A7V400-MX: AMD K7 + VIA KM400A + VT8235
569 * - Tyan S2498 (Tomcat K7M): AMD Geode NX + VIA KM400 + VT8237
Mattias Mattssone295eee2010-08-15 10:21:29 +0000570 * - MSI KM4M-V and KM4AM-V: VIA KM400/KM400A + VT8237
Mattias Mattssone8388242010-09-11 15:25:48 +0000571 * - MSI MS-6561 (745 Ultra): SiS 745 + W83697HF
Sergey A Lichackf3a4bff2010-09-07 18:14:53 +0000572 * - MSI MS-6787 (P4MAM-V/P4MAM-L): VIA P4M266 + VT8235
Uwe Hermann17da61e2010-10-05 21:48:43 +0000573 * - ASRock K7S41: SiS 741 + SiS 963 + W83697HF
Pawel Rozanski1d233072011-06-19 16:52:48 +0000574 * - ASRock K7S41GX: SiS 741GX + SiS 963L + W83697HF
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000575 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000576static int w836xx_memw_enable_2e(void)
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000577{
Luc Verhaegen73d21192009-12-23 00:54:26 +0000578 w836xx_memw_enable(0x2E);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000579
Luc Verhaegen73d21192009-12-23 00:54:26 +0000580 return 0;
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000581}
582
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000583/*
Daniel Brandt4ad4c742010-03-21 13:36:20 +0000584 * Suited for:
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000585 * - Termtek TK-3370 (rev. 2.5b)
Daniel Brandt4ad4c742010-03-21 13:36:20 +0000586 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000587static int w836xx_memw_enable_4e(void)
Daniel Brandt4ad4c742010-03-21 13:36:20 +0000588{
589 w836xx_memw_enable(0x4E);
590
591 return 0;
592}
593
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000594/*
Carl-Daniel Hailfinger76d4b372010-07-10 16:56:32 +0000595 * Suited for all boards with ITE IT8705F.
596 * The SIS950 Super I/O probably requires a similar flash write enable.
Luc Verhaegen21f54962010-01-20 14:45:07 +0000597 */
Carl-Daniel Hailfinger76d4b372010-07-10 16:56:32 +0000598int it8705f_write_enable(uint8_t port)
Luc Verhaegen21f54962010-01-20 14:45:07 +0000599{
Carl-Daniel Hailfinger76d4b372010-07-10 16:56:32 +0000600 uint8_t tmp;
601 int ret = 0;
602
Nico Huber2e50cdc2018-09-23 20:20:26 +0200603 if (!(internal_buses_supported & BUS_PARALLEL))
604 return 1;
605
Luc Verhaegen21f54962010-01-20 14:45:07 +0000606 enter_conf_mode_ite(port);
Carl-Daniel Hailfinger76d4b372010-07-10 16:56:32 +0000607 tmp = sio_read(port, 0x24);
608 /* Check if at least one flash segment is enabled. */
609 if (tmp & 0xf0) {
610 /* The IT8705F will respond to LPC cycles and translate them. */
Nico Huber2e50cdc2018-09-23 20:20:26 +0200611 internal_buses_supported &= BUS_PARALLEL;
Carl-Daniel Hailfinger76d4b372010-07-10 16:56:32 +0000612 /* Flash ROM I/F Writes Enable */
613 tmp |= 0x04;
614 msg_pdbg("Enabling IT8705F flash ROM interface write.\n");
615 if (tmp & 0x02) {
616 /* The data sheet contradicts itself about max size. */
617 max_rom_decode.parallel = 1024 * 1024;
Stefan Taunerc2eec2c2014-05-03 21:33:01 +0000618 msg_pinfo("IT8705F with very unusual settings.\n"
619 "Please send the output of \"flashrom -V -p internal\" to flashrom@flashrom.org\n"
620 "with \"IT8705: your board name: flashrom -V\" as the subject to help us finish\n"
Carl-Daniel Hailfinger76d4b372010-07-10 16:56:32 +0000621 "support for your Super I/O. Thanks.\n");
622 ret = 1;
623 } else if (tmp & 0x08) {
624 max_rom_decode.parallel = 512 * 1024;
625 } else {
626 max_rom_decode.parallel = 256 * 1024;
627 }
628 /* Safety checks. The data sheet is unclear here: Segments 1+3
629 * overlap, no segment seems to cover top - 1MB to top - 512kB.
630 * We assume that certain combinations make no sense.
631 */
632 if (((tmp & 0x02) && !(tmp & 0x08)) || /* 1 MB en, 512 kB dis */
633 (!(tmp & 0x10)) || /* 128 kB dis */
634 (!(tmp & 0x40))) { /* 256/512 kB dis */
635 msg_perr("Inconsistent IT8705F decode size!\n");
636 ret = 1;
637 }
638 if (sio_read(port, 0x25) != 0) {
639 msg_perr("IT8705F flash data pins disabled!\n");
640 ret = 1;
641 }
642 if (sio_read(port, 0x26) != 0) {
643 msg_perr("IT8705F flash address pins 0-7 disabled!\n");
644 ret = 1;
645 }
646 if (sio_read(port, 0x27) != 0) {
647 msg_perr("IT8705F flash address pins 8-15 disabled!\n");
648 ret = 1;
649 }
650 if ((sio_read(port, 0x29) & 0x10) != 0) {
651 msg_perr("IT8705F flash write enable pin disabled!\n");
652 ret = 1;
653 }
654 if ((sio_read(port, 0x29) & 0x08) != 0) {
655 msg_perr("IT8705F flash chip select pin disabled!\n");
656 ret = 1;
657 }
658 if ((sio_read(port, 0x29) & 0x04) != 0) {
659 msg_perr("IT8705F flash read strobe pin disabled!\n");
660 ret = 1;
661 }
662 if ((sio_read(port, 0x29) & 0x03) != 0) {
663 msg_perr("IT8705F flash address pins 16-17 disabled!\n");
664 /* Not really an error if you use flash chips smaller
665 * than 256 kByte, but such a configuration is unlikely.
666 */
667 ret = 1;
668 }
669 msg_pdbg("Maximum IT8705F parallel flash decode size is %u.\n",
670 max_rom_decode.parallel);
671 if (ret) {
672 msg_pinfo("Not enabling IT8705F flash write.\n");
673 } else {
674 sio_write(port, 0x24, tmp);
675 }
676 } else {
677 msg_pdbg("No IT8705F flash segment enabled.\n");
Carl-Daniel Hailfinger76d4b372010-07-10 16:56:32 +0000678 ret = 0;
679 }
Luc Verhaegen21f54962010-01-20 14:45:07 +0000680 exit_conf_mode_ite(port);
681
Carl-Daniel Hailfinger76d4b372010-07-10 16:56:32 +0000682 return ret;
Luc Verhaegen21f54962010-01-20 14:45:07 +0000683}
Luc Verhaegen73d21192009-12-23 00:54:26 +0000684
Mattias Mattssonfb60cec2010-09-13 19:39:25 +0000685/*
686 * The ITE IT8707F is a custom chip made by ITE exclusively for ASUS.
687 * It uses the Winbond command sequence to enter extended configuration
688 * mode and the ITE sequence to exit.
689 *
690 * Registers seems similar to the ones on ITE IT8710F.
691 */
692static int it8707f_write_enable(uint8_t port)
693{
694 uint8_t tmp;
695
696 w836xx_ext_enter(port);
697
698 /* Set bit 3 (GLB_REG_WE) of reg 0x23: Makes reg 0x24-0x2A rw */
699 tmp = sio_read(port, 0x23);
700 tmp |= (1 << 3);
701 sio_write(port, 0x23, tmp);
702
703 /* Set bit 2 (FLASH_WE) and bit 3 (FLASH_IF_EN) of reg 0x24 */
704 tmp = sio_read(port, 0x24);
705 tmp |= (1 << 2) | (1 << 3);
706 sio_write(port, 0x24, tmp);
707
708 /* Clear bit 3 (GLB_REG_WE) of reg 0x23: Makes reg 0x24-0x2A ro */
709 tmp = sio_read(port, 0x23);
710 tmp &= ~(1 << 3);
711 sio_write(port, 0x23, tmp);
712
713 exit_conf_mode_ite(port);
714
715 return 0;
716}
717
718/*
719 * Suited for:
720 * - ASUS P4SC-E: SiS 651 + 962 + ITE IT8707F
721 */
722static int it8707f_write_enable_2e(void)
723{
724 return it8707f_write_enable(0x2e);
725}
726
Michael Karchercba52de2011-03-06 12:07:19 +0000727#define PC87360_ID 0xE1
728#define PC87364_ID 0xE4
729
730static int pc8736x_gpio_set(uint8_t chipid, uint8_t gpio, int raise)
Michael Karcher5fbd18d2010-02-27 18:35:54 +0000731{
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000732 static const int bankbase[] = {0, 4, 8, 10, 12};
733 int gpio_bank = gpio / 8;
734 int gpio_pin = gpio % 8;
735 uint16_t baseport;
736 uint8_t id, val;
Michael Karcher5fbd18d2010-02-27 18:35:54 +0000737
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000738 if (gpio_bank > 4) {
Michael Karchercba52de2011-03-06 12:07:19 +0000739 msg_perr("PC8736x: Invalid GPIO %d\n", gpio);
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000740 return -1;
741 }
Michael Karcher5fbd18d2010-02-27 18:35:54 +0000742
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000743 id = sio_read(0x2E, 0x20);
Michael Karchercba52de2011-03-06 12:07:19 +0000744 if (id != chipid) {
Uwe Hermann91f4afa2011-07-28 08:13:25 +0000745 msg_perr("PC8736x: unexpected ID %02x (expected %02x)\n",
746 id, chipid);
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000747 return -1;
748 }
Michael Karcher5fbd18d2010-02-27 18:35:54 +0000749
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000750 sio_write(0x2E, 0x07, 0x07); /* Select GPIO device. */
751 baseport = (sio_read(0x2E, 0x60) << 8) | sio_read(0x2E, 0x61);
752 if ((baseport & 0xFFF0) == 0xFFF0 || baseport == 0) {
753 msg_perr("PC87360: invalid GPIO base address %04x\n",
754 baseport);
755 return -1;
756 }
757 sio_mask (0x2E, 0x30, 0x01, 0x01); /* Enable logical device. */
758 sio_write(0x2E, 0xF0, gpio_bank * 16 + gpio_pin);
759 sio_mask (0x2E, 0xF1, 0x01, 0x01); /* Make pin output. */
Michael Karcher5fbd18d2010-02-27 18:35:54 +0000760
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000761 val = INB(baseport + bankbase[gpio_bank]);
762 if (raise)
763 val |= 1 << gpio_pin;
764 else
765 val &= ~(1 << gpio_pin);
766 OUTB(val, baseport + bankbase[gpio_bank]);
Michael Karcher5fbd18d2010-02-27 18:35:54 +0000767
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000768 return 0;
Michael Karcher5fbd18d2010-02-27 18:35:54 +0000769}
770
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000771/*
772 * VIA VT823x: Set one of the GPIO pins.
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000773 */
Luc Verhaegen73d21192009-12-23 00:54:26 +0000774static int via_vt823x_gpio_set(uint8_t gpio, int raise)
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000775{
Luc Verhaegen73d21192009-12-23 00:54:26 +0000776 struct pci_dev *dev;
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000777 uint16_t base;
David Bartleyf58d3642009-12-09 07:53:01 +0000778 uint8_t val, bit, offset;
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000779
Luc Verhaegen73d21192009-12-23 00:54:26 +0000780 dev = pci_dev_find_vendorclass(0x1106, 0x0601);
781 switch (dev->device_id) {
782 case 0x3177: /* VT8235 */
Helge Wagnerdd73d832012-08-24 23:03:46 +0000783 case 0x3227: /* VT8237/VT8237R */
Luc Verhaegen73d21192009-12-23 00:54:26 +0000784 case 0x3337: /* VT8237A */
785 break;
786 default:
Sean Nelson316a29f2010-05-07 20:09:04 +0000787 msg_perr("\nERROR: VT823x ISA bridge not found.\n");
Luc Verhaegen73d21192009-12-23 00:54:26 +0000788 return -1;
789 }
790
Jon Harrison2eeff4e2009-06-19 13:53:59 +0000791 if ((gpio >= 12) && (gpio <= 15)) {
792 /* GPIO12-15 -> output */
793 val = pci_read_byte(dev, 0xE4);
794 val |= 0x10;
795 pci_write_byte(dev, 0xE4, val);
796 } else if (gpio == 9) {
797 /* GPIO9 -> Output */
798 val = pci_read_byte(dev, 0xE4);
799 val |= 0x20;
800 pci_write_byte(dev, 0xE4, val);
David Bartleyf58d3642009-12-09 07:53:01 +0000801 } else if (gpio == 5) {
802 val = pci_read_byte(dev, 0xE4);
803 val |= 0x01;
804 pci_write_byte(dev, 0xE4, val);
Jon Harrison2eeff4e2009-06-19 13:53:59 +0000805 } else {
Sean Nelson316a29f2010-05-07 20:09:04 +0000806 msg_perr("\nERROR: "
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000807 "VT823x GPIO%02d is not implemented.\n", gpio);
Luc Verhaegen73d21192009-12-23 00:54:26 +0000808 return -1;
Uwe Hermanna7e05482007-05-09 10:17:44 +0000809 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000810
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000811 /* We need the I/O Base Address for this board's flash enable. */
812 base = pci_read_word(dev, 0x88) & 0xff80;
813
David Bartleyf58d3642009-12-09 07:53:01 +0000814 offset = 0x4C + gpio / 8;
815 bit = 0x01 << (gpio % 8);
816
817 val = INB(base + offset);
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000818 if (raise)
819 val |= bit;
820 else
821 val &= ~bit;
David Bartleyf58d3642009-12-09 07:53:01 +0000822 OUTB(val, base + offset);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000823
Uwe Hermanna7e05482007-05-09 10:17:44 +0000824 return 0;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000825}
826
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000827/*
828 * Suited for:
829 * - ASUS M2V-MX: VIA K8M890 + VT8237A + IT8716F
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000830 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000831static int via_vt823x_gpio5_raise(void)
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000832{
Luc Verhaegen73d21192009-12-23 00:54:26 +0000833 /* On M2V-MX: GPO5 is connected to WP# and TBL#. */
834 return via_vt823x_gpio_set(5, 1);
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000835}
836
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000837/*
838 * Suited for:
839 * - VIA EPIA EK & N & NL
Jon Harrison2eeff4e2009-06-19 13:53:59 +0000840 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000841static int via_vt823x_gpio9_raise(void)
Jon Harrison2eeff4e2009-06-19 13:53:59 +0000842{
Luc Verhaegen73d21192009-12-23 00:54:26 +0000843 return via_vt823x_gpio_set(9, 1);
Jon Harrison2eeff4e2009-06-19 13:53:59 +0000844}
845
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000846/*
847 * Suited for:
848 * - VIA EPIA M and MII (and maybe other CLE266 based EPIAs)
Luc Verhaegen73d21192009-12-23 00:54:26 +0000849 *
850 * We don't need to do this for EPIA M when using coreboot, GPIO15 is never
851 * lowered there.
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000852 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000853static int via_vt823x_gpio15_raise(void)
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000854{
Luc Verhaegen73d21192009-12-23 00:54:26 +0000855 return via_vt823x_gpio_set(15, 1);
856}
857
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000858/*
Luc Verhaegen73d21192009-12-23 00:54:26 +0000859 * Winbond W83697HF Super I/O + VIA VT8235 southbridge
860 *
861 * Suited for:
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000862 * - MSI KT4V and KT4V-L: AMD K7 + VIA KT400 + VT8235
863 * - MSI KT4 Ultra: AMD K7 + VIA KT400 + VT8235
Luc Verhaegen73d21192009-12-23 00:54:26 +0000864 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000865static int board_msi_kt4v(void)
Luc Verhaegen73d21192009-12-23 00:54:26 +0000866{
867 int ret;
868
869 ret = via_vt823x_gpio_set(12, 1);
Luc Verhaegenadd6d9b2009-05-09 14:26:04 +0000870 w836xx_memw_enable(0x2E);
Luc Verhaegen97866082008-02-09 02:03:06 +0000871
Luc Verhaegen73d21192009-12-23 00:54:26 +0000872 return ret;
Luc Verhaegen97866082008-02-09 02:03:06 +0000873}
874
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000875/*
876 * Suited for:
877 * - ASUS P5A
Luc Verhaegen6b141752007-05-20 16:16:13 +0000878 *
879 * This is rather nasty code, but there's no way to do this cleanly.
880 * We're basically talking to some unknown device on SMBus, my guess
881 * is that it is the Winbond W83781D that lives near the DIP BIOS.
882 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000883static int board_asus_p5a(void)
Luc Verhaegen6b141752007-05-20 16:16:13 +0000884{
885 uint8_t tmp;
886 int i;
887
888#define ASUSP5A_LOOP 5000
889
Andriy Gapon65c1b862008-05-22 13:22:45 +0000890 OUTB(0x00, 0xE807);
891 OUTB(0xEF, 0xE803);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000892
Andriy Gapon65c1b862008-05-22 13:22:45 +0000893 OUTB(0xFF, 0xE800);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000894
895 for (i = 0; i < ASUSP5A_LOOP; i++) {
Andriy Gapon65c1b862008-05-22 13:22:45 +0000896 OUTB(0xE1, 0xFF);
897 if (INB(0xE800) & 0x04)
Luc Verhaegen6b141752007-05-20 16:16:13 +0000898 break;
899 }
900
901 if (i == ASUSP5A_LOOP) {
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000902 msg_perr("Unable to contact device.\n");
Luc Verhaegen6b141752007-05-20 16:16:13 +0000903 return -1;
904 }
905
Andriy Gapon65c1b862008-05-22 13:22:45 +0000906 OUTB(0x20, 0xE801);
907 OUTB(0x20, 0xE1);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000908
Andriy Gapon65c1b862008-05-22 13:22:45 +0000909 OUTB(0xFF, 0xE802);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000910
911 for (i = 0; i < ASUSP5A_LOOP; i++) {
Andriy Gapon65c1b862008-05-22 13:22:45 +0000912 tmp = INB(0xE800);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000913 if (tmp & 0x70)
914 break;
915 }
916
917 if ((i == ASUSP5A_LOOP) || !(tmp & 0x10)) {
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000918 msg_perr("Failed to read device.\n");
Luc Verhaegen6b141752007-05-20 16:16:13 +0000919 return -1;
920 }
921
Andriy Gapon65c1b862008-05-22 13:22:45 +0000922 tmp = INB(0xE804);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000923 tmp &= ~0x02;
924
Andriy Gapon65c1b862008-05-22 13:22:45 +0000925 OUTB(0x00, 0xE807);
926 OUTB(0xEE, 0xE803);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000927
Andriy Gapon65c1b862008-05-22 13:22:45 +0000928 OUTB(tmp, 0xE804);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000929
Andriy Gapon65c1b862008-05-22 13:22:45 +0000930 OUTB(0xFF, 0xE800);
931 OUTB(0xE1, 0xFF);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000932
Andriy Gapon65c1b862008-05-22 13:22:45 +0000933 OUTB(0x20, 0xE801);
934 OUTB(0x20, 0xE1);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000935
Andriy Gapon65c1b862008-05-22 13:22:45 +0000936 OUTB(0xFF, 0xE802);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000937
938 for (i = 0; i < ASUSP5A_LOOP; i++) {
Andriy Gapon65c1b862008-05-22 13:22:45 +0000939 tmp = INB(0xE800);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000940 if (tmp & 0x70)
941 break;
942 }
943
944 if ((i == ASUSP5A_LOOP) || !(tmp & 0x10)) {
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000945 msg_perr("Failed to write to device.\n");
Luc Verhaegen6b141752007-05-20 16:16:13 +0000946 return -1;
947 }
948
949 return 0;
950}
951
Luc Verhaegena7e30502009-12-09 11:39:02 +0000952/*
953 * Set GPIO lines in the Broadcom HT-1000 southbridge.
954 *
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000955 * It's not a Super I/O but it uses the same index/data port method.
Luc Verhaegena7e30502009-12-09 11:39:02 +0000956 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000957static int board_hp_dl145_g3_enable(void)
Luc Verhaegena7e30502009-12-09 11:39:02 +0000958{
959 /* GPIO 0 reg from PM regs */
960 /* Set GPIO 2 and 5 high, connected to flash WP# and TBL# pins. */
961 sio_mask(0xcd6, 0x44, 0x24, 0x24);
962
963 return 0;
964}
965
Arne Georg Gleditschb0bd3862010-07-01 11:16:28 +0000966/*
967 * Set GPIO lines in the Broadcom HT-1000 southbridge.
968 *
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000969 * It's not a Super I/O but it uses the same index/data port method.
Arne Georg Gleditschb0bd3862010-07-01 11:16:28 +0000970 */
971static int board_hp_dl165_g6_enable(void)
972{
973 /* Variant of DL145, with slightly different pin placement. */
974 sio_mask(0xcd6, 0x44, 0x80, 0x80); /* TBL# */
975 sio_mask(0xcd6, 0x46, 0x04, 0x04); /* WP# */
976
977 return 0;
978}
979
Uwe Hermann36dec8b2010-06-07 19:06:26 +0000980static int board_ibm_x3455(void)
Stefan Reinauer1c283f42007-06-05 12:51:52 +0000981{
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000982 /* Raise GPIO13. */
Carl-Daniel Hailfinger500b4232009-06-01 21:30:42 +0000983 sio_mask(0xcd6, 0x45, 0x20, 0x20);
Stefan Reinauer1c283f42007-06-05 12:51:52 +0000984
985 return 0;
986}
987
Uwe Hermann48ec1b12010-08-08 17:01:18 +0000988/*
989 * Suited for:
Mattias Mattssonf4925162010-09-16 22:09:18 +0000990 * - Elitegroup GeForce6100SM-M: NVIDIA MCP61 + ITE IT8726F
991 */
Mattias Mattssonf4925162010-09-16 22:09:18 +0000992static int board_ecs_geforce6100sm_m(void)
993{
994 struct pci_dev *dev;
995 uint32_t tmp;
996
997 dev = pci_dev_find(0x10DE, 0x03EB); /* NVIDIA MCP61 SMBus. */
998 if (!dev) {
999 msg_perr("\nERROR: NVIDIA MCP61 SMBus not found.\n");
1000 return -1;
1001 }
1002
1003 tmp = pci_read_byte(dev, 0xE0);
1004 tmp &= ~(1 << 3);
1005 pci_write_byte(dev, 0xE0, tmp);
1006
1007 return 0;
1008}
1009
1010/*
Luc Verhaegen96f88fb2009-12-03 12:25:34 +00001011 * Very similar to AMD 8111 IO Hub.
Luc Verhaegen8ff741e2009-10-05 16:07:00 +00001012 */
Luc Verhaegen96f88fb2009-12-03 12:25:34 +00001013static int nvidia_mcp_gpio_set(int gpio, int raise)
Luc Verhaegen8ff741e2009-10-05 16:07:00 +00001014{
Luc Verhaegen96f88fb2009-12-03 12:25:34 +00001015 struct pci_dev *dev;
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001016 uint16_t base, devclass;
Luc Verhaegen8ff741e2009-10-05 16:07:00 +00001017 uint8_t tmp;
1018
Luc Verhaegen23ebd752009-12-22 13:04:13 +00001019 if ((gpio < 0) || (gpio >= 0x40)) {
Sean Nelson316a29f2010-05-07 20:09:04 +00001020 msg_perr("\nERROR: unsupported GPIO: %d.\n", gpio);
Luc Verhaegen48f34c62009-06-03 07:50:39 +00001021 return -1;
1022 }
1023
Carl-Daniel Hailfinger082c8b52011-08-15 19:54:20 +00001024 /* Check for the ISA bridge first. */
Luc Verhaegen23ebd752009-12-22 13:04:13 +00001025 dev = pci_dev_find_vendorclass(0x10DE, 0x0601);
Luc Verhaegen96f88fb2009-12-03 12:25:34 +00001026 switch (dev->device_id) {
1027 case 0x0030: /* CK804 */
1028 case 0x0050: /* MCP04 */
1029 case 0x0060: /* MCP2 */
Michael Karcher5f31ebe2010-06-12 23:07:26 +00001030 case 0x00E0: /* CK8 */
Luc Verhaegen96f88fb2009-12-03 12:25:34 +00001031 break;
Michael Karcher2ead2e22010-06-01 16:09:06 +00001032 case 0x0260: /* MCP51 */
Michael Karcher242efd42011-03-06 12:09:05 +00001033 case 0x0261: /* MCP51 */
Joshua Roys6e48a022012-06-29 23:07:14 +00001034 case 0x0360: /* MCP55 */
Michael Karcher2ead2e22010-06-01 16:09:06 +00001035 case 0x0364: /* MCP55 */
1036 /* find SMBus controller on *this* southbridge */
1037 /* The infamous Tyan S2915-E has two south bridges; they are
Elyes HAOUAS124ef382018-03-27 12:15:09 +02001038 easily told apart from each other by the class of the
Michael Karcher2ead2e22010-06-01 16:09:06 +00001039 LPC bridge, but have the same SMBus bridge IDs */
1040 if (dev->func != 0) {
1041 msg_perr("MCP LPC bridge at unexpected function"
1042 " number %d\n", dev->func);
1043 return -1;
1044 }
1045
Stefan Tauner56734502015-02-08 21:58:04 +00001046#if !defined(OLD_PCI_GET_DEV)
Michael Karcher2ead2e22010-06-01 16:09:06 +00001047 dev = pci_get_dev(pacc, dev->domain, dev->bus, dev->dev, 1);
Carl-Daniel Hailfinger44cd9ab2010-07-17 22:28:05 +00001048#else
1049 /* pciutils/libpci before version 2.2 is too old to support
1050 * PCI domains. Such old machines usually don't have domains
1051 * besides domain 0, so this is not a problem.
1052 */
1053 dev = pci_get_dev(pacc, dev->bus, dev->dev, 1);
1054#endif
Michael Karcher2ead2e22010-06-01 16:09:06 +00001055 if (!dev) {
1056 msg_perr("MCP SMBus controller could not be found\n");
1057 return -1;
1058 }
1059 devclass = pci_read_word(dev, PCI_CLASS_DEVICE);
1060 if (devclass != 0x0C05) {
1061 msg_perr("Unexpected device class %04x for SMBus"
1062 " controller\n", devclass);
1063 return -1;
1064 }
Luc Verhaegen23ebd752009-12-22 13:04:13 +00001065 break;
Michael Karcher2ead2e22010-06-01 16:09:06 +00001066 default:
Sean Nelson316a29f2010-05-07 20:09:04 +00001067 msg_perr("\nERROR: no NVIDIA LPC/SMBus controller found.\n");
Luc Verhaegen96f88fb2009-12-03 12:25:34 +00001068 return -1;
1069 }
1070
1071 base = pci_read_long(dev, 0x64) & 0x0000FF00; /* System control area */
1072 base += 0xC0;
1073
1074 tmp = INB(base + gpio);
1075 tmp &= ~0x0F; /* null lower nibble */
1076 tmp |= 0x04; /* gpio -> output. */
1077 if (raise)
1078 tmp |= 0x01;
1079 OUTB(tmp, base + gpio);
Luc Verhaegen48f34c62009-06-03 07:50:39 +00001080
1081 return 0;
1082}
1083
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001084/*
1085 * Suited for:
Stefan Taunera9cbbac2011-08-07 13:17:20 +00001086 * - ASUS A8M2N-LA (HP OEM "NodusM3-GL8E"): NVIDIA MCP51
Sean Nelson0a247512010-08-15 14:36:18 +00001087 * - ASUS A8N-LA (HP OEM "Nagami-GL8E"): NVIDIA MCP51
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001088 * - ASUS M2NBP-VM CSM: NVIDIA MCP51
Michael Karcherb2184c12010-03-07 16:42:55 +00001089 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001090static int nvidia_mcp_gpio0_raise(void)
Michael Karcherb2184c12010-03-07 16:42:55 +00001091{
1092 return nvidia_mcp_gpio_set(0x00, 1);
1093}
1094
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001095/*
1096 * Suited for:
1097 * - abit KN8 Ultra: NVIDIA CK804
Stefan Tauner74dc73f2015-03-01 22:04:38 +00001098 * - abit KN9 Ultra: NVIDIA MCP55
Sean Nelson92bc6bd2010-03-19 22:37:29 +00001099 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001100static int nvidia_mcp_gpio2_lower(void)
Sean Nelson92bc6bd2010-03-19 22:37:29 +00001101{
1102 return nvidia_mcp_gpio_set(0x02, 0);
1103}
1104
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001105/*
1106 * Suited for:
Michael Karcher2842db32011-04-14 23:14:27 +00001107 * - Foxconn 6150K8MD-8EKRSH: Socket 939 + NVIDIA MCP51
Stefan Taunerc2eec2c2014-05-03 21:33:01 +00001108 * - MSI K8N Neo4(-F/-FI/-FX/Platinum): NVIDIA CK804
Uwe Hermannead705f2010-08-15 15:26:30 +00001109 * - MSI K8NGM2-L: NVIDIA MCP51
Joshua Roys6e48a022012-06-29 23:07:14 +00001110 * - MSI K9N SLI: NVIDIA MCP55
Luc Verhaegen6c5f7332009-12-23 03:01:36 +00001111 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001112static int nvidia_mcp_gpio2_raise(void)
Luc Verhaegen6c5f7332009-12-23 03:01:36 +00001113{
1114 return nvidia_mcp_gpio_set(0x02, 1);
1115}
1116
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001117/*
1118 * Suited for:
Uwe Hermann83d349a2010-10-18 22:32:03 +00001119 * - EPoX EP-8NPA7I: Socket 754 + NVIDIA nForce4 4X
Jonathan Kollaschf8db9592010-10-15 23:02:15 +00001120 */
1121static int nvidia_mcp_gpio4_raise(void)
1122{
1123 return nvidia_mcp_gpio_set(0x04, 1);
1124}
1125
1126/*
1127 * Suited for:
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001128 * - HP xw9400 (Tyan S2915-E OEM): Dual(!) NVIDIA MCP55
1129 *
1130 * Notes: a) There are two MCP55 chips, so also two SMBus bridges on that
1131 * board. We can't tell the SMBus logical devices apart, but we
1132 * can tell the LPC bridge functions apart.
1133 * We need to choose the SMBus bridge next to the LPC bridge with
1134 * ID 0x364 and the "LPC bridge" class.
1135 * b) #TBL is hardwired on that board to a pull-down. It can be
1136 * overridden by connecting the two solder points next to F2.
Michael Karcher2ead2e22010-06-01 16:09:06 +00001137 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001138static int nvidia_mcp_gpio5_raise(void)
Michael Karcher2ead2e22010-06-01 16:09:06 +00001139{
1140 return nvidia_mcp_gpio_set(0x05, 1);
1141}
1142
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001143/*
1144 * Suited for:
1145 * - abit NF7-S: NVIDIA CK804
Michael Karcher8f10d242010-04-11 21:01:06 +00001146 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001147static int nvidia_mcp_gpio8_raise(void)
Michael Karcher8f10d242010-04-11 21:01:06 +00001148{
1149 return nvidia_mcp_gpio_set(0x08, 1);
1150}
1151
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001152/*
1153 * Suited for:
Cristian Măgherușan-Stanciu9932c7b2011-07-07 19:56:58 +00001154 * - GIGABYTE GA-K8NS Pro-939: Socket 939 + NVIDIA nForce3 + CK8
Stefan Tauner23e10b82016-01-23 16:16:49 +00001155 * - Probably other versions of the GA-K8NS
Idwer Volleringd8a00a02011-06-13 16:58:54 +00001156 */
1157static int nvidia_mcp_gpio0a_raise(void)
1158{
1159 return nvidia_mcp_gpio_set(0x0a, 1);
1160}
1161
1162/*
1163 * Suited for:
Stefan Tauner33366a02012-09-15 15:51:09 +00001164 * - MSI K8N Neo Platinum: Socket 754 + nForce3 Ultra + CK8
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001165 * - MSI K8N Neo2 Platinum: Socket 939 + nForce3 Ultra + CK8
Michael Karcher5f31ebe2010-06-12 23:07:26 +00001166 */
Michael Karcher51825082010-06-12 23:14:03 +00001167static int nvidia_mcp_gpio0c_raise(void)
Michael Karcher5f31ebe2010-06-12 23:07:26 +00001168{
1169 return nvidia_mcp_gpio_set(0x0c, 1);
1170}
1171
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001172/*
1173 * Suited for:
1174 * - abit NF-M2 nView: Socket AM2 + NVIDIA MCP51
Michael Karcherefd8af32010-07-24 22:50:54 +00001175 */
1176static int nvidia_mcp_gpio4_lower(void)
1177{
1178 return nvidia_mcp_gpio_set(0x04, 0);
1179}
1180
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001181/*
1182 * Suited for:
1183 * - ASUS P5ND2-SLI Deluxe: LGA775 + nForce4 SLI + MCP04
Luc Verhaegen8ff741e2009-10-05 16:07:00 +00001184 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001185static int nvidia_mcp_gpio10_raise(void)
Luc Verhaegen8ff741e2009-10-05 16:07:00 +00001186{
Luc Verhaegen96f88fb2009-12-03 12:25:34 +00001187 return nvidia_mcp_gpio_set(0x10, 1);
1188}
Luc Verhaegen8ff741e2009-10-05 16:07:00 +00001189
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001190/*
1191 * Suited for:
1192 * - GIGABYTE GA-K8N-SLI: AMD socket 939 + NVIDIA CK804 + ITE IT8712F
Luc Verhaegen96f88fb2009-12-03 12:25:34 +00001193 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001194static int nvidia_mcp_gpio21_raise(void)
Luc Verhaegen96f88fb2009-12-03 12:25:34 +00001195{
1196 return nvidia_mcp_gpio_set(0x21, 0x01);
Luc Verhaegen8ff741e2009-10-05 16:07:00 +00001197}
1198
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001199/*
1200 * Suited for:
1201 * - EPoX EP-8RDA3+: Socket A + nForce2 Ultra 400 + MCP2
Luc Verhaegen2c04fab2009-10-05 18:46:35 +00001202 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001203static int nvidia_mcp_gpio31_raise(void)
Luc Verhaegen2c04fab2009-10-05 18:46:35 +00001204{
Luc Verhaegen96f88fb2009-12-03 12:25:34 +00001205 return nvidia_mcp_gpio_set(0x31, 0x01);
Luc Verhaegen2c04fab2009-10-05 18:46:35 +00001206}
Luc Verhaegen8ff741e2009-10-05 16:07:00 +00001207
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001208/*
1209 * Suited for:
Michael Karcher242efd42011-03-06 12:09:05 +00001210 * - GIGABYTE GA-K8N51GMF: Socket 754 + Geforce 6100 + MCP51
1211 * - GIGABYTE GA-K8N51GMF-9: Socket 939 + Geforce 6100 + MCP51
Joshua Roys2ee137f2010-09-07 17:52:09 +00001212 */
1213static int nvidia_mcp_gpio3b_raise(void)
1214{
1215 return nvidia_mcp_gpio_set(0x3b, 1);
1216}
1217
1218/*
1219 * Suited for:
Joshua Roysb992d342011-11-02 14:31:18 +00001220 * - Sun Ultra 40 M2: Dual Socket F (1207) + MCP55
1221 */
1222static int board_sun_ultra_40_m2(void)
1223{
1224 int ret;
1225 uint8_t reg;
1226 uint16_t base;
1227 struct pci_dev *dev;
1228
1229 ret = nvidia_mcp_gpio4_lower();
1230 if (ret)
1231 return ret;
1232
1233 dev = pci_dev_find(0x10de, 0x0364); /* NVIDIA MCP55 LPC bridge */
1234 if (!dev) {
1235 msg_perr("\nERROR: NVIDIA MCP55 LPC bridge not found.\n");
1236 return -1;
1237 }
1238
1239 base = pci_read_word(dev, 0xb4); /* some IO BAR? */
1240 if (!base)
1241 return -1;
1242
1243 reg = INB(base + 0x4b);
1244 reg |= 0x10;
1245 OUTB(reg, base + 0x4b);
1246
1247 return 0;
1248}
1249
1250/*
1251 * Suited for:
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001252 * - Artec Group DBE61 and DBE62
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001253 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001254static int board_artecgroup_dbe6x(void)
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001255{
1256#define DBE6x_MSR_DIVIL_BALL_OPTS 0x51400015
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001257#define DBE6x_PRI_BOOT_LOC_SHIFT 2
1258#define DBE6x_BOOT_OP_LATCHED_SHIFT 8
1259#define DBE6x_SEC_BOOT_LOC_SHIFT 10
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001260#define DBE6x_PRI_BOOT_LOC (3 << DBE6x_PRI_BOOT_LOC_SHIFT)
1261#define DBE6x_BOOT_OP_LATCHED (3 << DBE6x_BOOT_OP_LATCHED_SHIFT)
1262#define DBE6x_SEC_BOOT_LOC (3 << DBE6x_SEC_BOOT_LOC_SHIFT)
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001263#define DBE6x_BOOT_LOC_FLASH 2
1264#define DBE6x_BOOT_LOC_FWHUB 3
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001265
Stefan Reinauerb4fe6642009-08-12 18:25:24 +00001266 msr_t msr;
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001267 unsigned long boot_loc;
1268
Stefan Reinauerb4fe6642009-08-12 18:25:24 +00001269 /* Geode only has a single core */
1270 if (setup_cpu_msr(0))
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001271 return -1;
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001272
Stefan Reinauerb4fe6642009-08-12 18:25:24 +00001273 msr = rdmsr(DBE6x_MSR_DIVIL_BALL_OPTS);
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001274
Stefan Reinauerb4fe6642009-08-12 18:25:24 +00001275 if ((msr.lo & (DBE6x_BOOT_OP_LATCHED)) ==
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001276 (DBE6x_BOOT_LOC_FWHUB << DBE6x_BOOT_OP_LATCHED_SHIFT))
1277 boot_loc = DBE6x_BOOT_LOC_FWHUB;
1278 else
1279 boot_loc = DBE6x_BOOT_LOC_FLASH;
1280
Stefan Reinauerb4fe6642009-08-12 18:25:24 +00001281 msr.lo &= ~(DBE6x_PRI_BOOT_LOC | DBE6x_SEC_BOOT_LOC);
1282 msr.lo |= ((boot_loc << DBE6x_PRI_BOOT_LOC_SHIFT) |
Uwe Hermann394131e2008-10-18 21:14:13 +00001283 (boot_loc << DBE6x_SEC_BOOT_LOC_SHIFT));
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001284
Stefan Reinauerb4fe6642009-08-12 18:25:24 +00001285 wrmsr(DBE6x_MSR_DIVIL_BALL_OPTS, msr);
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001286
Stefan Reinauerb4fe6642009-08-12 18:25:24 +00001287 cleanup_cpu_msr();
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001288
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00001289 return 0;
1290}
1291
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001292/*
Stefan Taunerf0bcfa52011-05-17 13:31:55 +00001293 * Suited for:
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001294 * - ASUS A8AE-LE (Codename AmberineM; used in Compaq Presario 061)
Stefan Taunerf0bcfa52011-05-17 13:31:55 +00001295 * Datasheet(s) used:
1296 * - AMD document 43009 "AMD SB700/710/750 Register Reference Guide" rev. 1.00
1297 */
1298static int amd_sbxxx_gpio9_raise(void)
1299{
1300 struct pci_dev *dev;
1301 uint32_t reg;
1302
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001303 dev = pci_dev_find(0x1002, 0x4372); /* AMD SMBus controller */
Stefan Taunerf0bcfa52011-05-17 13:31:55 +00001304 if (!dev) {
1305 msg_perr("\nERROR: AMD SMBus Controller (0x4372) not found.\n");
1306 return -1;
1307 }
1308
1309 reg = pci_read_long(dev, 0xA8); /* GPIO_12_to_4_Cntrl CI_Reg: A8h-ABh */
1310 /* enable output (0: enable, 1: tristate):
1311 GPIO9 output enable is at bit 5 in 0xA9 */
1312 reg &= ~((uint32_t)1<<(8+5));
1313 /* raise:
1314 GPIO9 output register is at bit 5 in 0xA8 */
1315 reg |= (1<<5);
1316 pci_write_long(dev, 0xA8, reg);
1317
1318 return 0;
1319}
1320
1321/*
Uwe Hermann4e3d0b32010-03-25 23:18:41 +00001322 * Helper function to raise/drop a given gpo line on Intel PIIX4{,E,M}.
Luc Verhaegenf5226912009-12-14 10:41:58 +00001323 */
1324static int intel_piix4_gpo_set(unsigned int gpo, int raise)
1325{
Michael Karcher01f6d7d2010-02-24 00:00:21 +00001326 unsigned int gpo_byte, gpo_bit;
Luc Verhaegenf5226912009-12-14 10:41:58 +00001327 struct pci_dev *dev;
1328 uint32_t tmp, base;
1329
Carl-Daniel Hailfinger082c8b52011-08-15 19:54:20 +00001330 /* GPO{0,8,27,28,30} are always available. */
1331 static const uint32_t nonmuxed_gpos = 0x58000101;
Mattias Mattssond7ed7f72010-08-15 22:35:31 +00001332
1333 static const struct {unsigned int reg, mask, value; } piix4_gpo[] = {
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001334 {0},
1335 {0xB0, 0x0001, 0x0000}, /* GPO1... */
1336 {0xB0, 0x0001, 0x0000},
1337 {0xB0, 0x0001, 0x0000},
1338 {0xB0, 0x0001, 0x0000},
1339 {0xB0, 0x0001, 0x0000},
1340 {0xB0, 0x0001, 0x0000},
1341 {0xB0, 0x0001, 0x0000}, /* ...GPO7: GENCFG bit 0 */
1342 {0},
1343 {0xB0, 0x0100, 0x0000}, /* GPO9: GENCFG bit 8 */
1344 {0xB0, 0x0200, 0x0000}, /* GPO10: GENCFG bit 9 */
1345 {0xB0, 0x0400, 0x0000}, /* GPO11: GENCFG bit 10 */
1346 {0x4E, 0x0100, 0x0000}, /* GPO12... */
1347 {0x4E, 0x0100, 0x0000},
1348 {0x4E, 0x0100, 0x0000}, /* ...GPO14: XBCS bit 8 */
1349 {0xB2, 0x0002, 0x0002}, /* GPO15... */
1350 {0xB2, 0x0002, 0x0002}, /* ...GPO16: GENCFG bit 17 */
1351 {0xB2, 0x0004, 0x0004}, /* GPO17: GENCFG bit 18 */
1352 {0xB2, 0x0008, 0x0008}, /* GPO18: GENCFG bit 19 */
1353 {0xB2, 0x0010, 0x0010}, /* GPO19: GENCFG bit 20 */
1354 {0xB2, 0x0020, 0x0020}, /* GPO20: GENCFG bit 21 */
1355 {0xB2, 0x0040, 0x0040}, /* GPO21: GENCFG bit 22 */
1356 {0xB2, 0x1000, 0x1000}, /* GPO22... */
1357 {0xB2, 0x1000, 0x1000}, /* ...GPO23: GENCFG bit 28 */
1358 {0xB2, 0x2000, 0x2000}, /* GPO24: GENCFG bit 29 */
1359 {0xB2, 0x4000, 0x4000}, /* GPO25: GENCFG bit 30 */
1360 {0xB2, 0x8000, 0x8000}, /* GPO26: GENCFG bit 31 */
1361 {0},
1362 {0},
1363 {0x4E, 0x0100, 0x0000}, /* ...GPO29: XBCS bit 8 */
1364 {0}
Mattias Mattssond7ed7f72010-08-15 22:35:31 +00001365 };
1366
Luc Verhaegenf5226912009-12-14 10:41:58 +00001367 dev = pci_dev_find(0x8086, 0x7110); /* Intel PIIX4 ISA bridge */
1368 if (!dev) {
Sean Nelson316a29f2010-05-07 20:09:04 +00001369 msg_perr("\nERROR: Intel PIIX4 ISA bridge not found.\n");
Luc Verhaegenf5226912009-12-14 10:41:58 +00001370 return -1;
1371 }
1372
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001373 /* Sanity check. */
Luc Verhaegenf5226912009-12-14 10:41:58 +00001374 if (gpo > 30) {
Sean Nelson316a29f2010-05-07 20:09:04 +00001375 msg_perr("\nERROR: Intel PIIX4 has no GPO%d.\n", gpo);
Luc Verhaegenf5226912009-12-14 10:41:58 +00001376 return -1;
1377 }
1378
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001379 if ((((1 << gpo) & nonmuxed_gpos) == 0) &&
Carl-Daniel Hailfinger082c8b52011-08-15 19:54:20 +00001380 ((pci_read_word(dev, piix4_gpo[gpo].reg) & piix4_gpo[gpo].mask) !=
1381 piix4_gpo[gpo].value)) {
1382 msg_perr("\nERROR: PIIX4 GPO%d not programmed for output.\n", gpo);
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001383 return -1;
Luc Verhaegenf5226912009-12-14 10:41:58 +00001384 }
1385
Luc Verhaegenf5226912009-12-14 10:41:58 +00001386 dev = pci_dev_find(0x8086, 0x7113); /* Intel PIIX4 PM */
1387 if (!dev) {
Sean Nelson316a29f2010-05-07 20:09:04 +00001388 msg_perr("\nERROR: Intel PIIX4 PM not found.\n");
Luc Verhaegenf5226912009-12-14 10:41:58 +00001389 return -1;
1390 }
1391
1392 /* PM IO base */
1393 base = pci_read_long(dev, 0x40) & 0x0000FFC0;
1394
Michael Karcher01f6d7d2010-02-24 00:00:21 +00001395 gpo_byte = gpo >> 3;
1396 gpo_bit = gpo & 7;
1397 tmp = INB(base + 0x34 + gpo_byte); /* GPO register */
Luc Verhaegenf5226912009-12-14 10:41:58 +00001398 if (raise)
Michael Karcher01f6d7d2010-02-24 00:00:21 +00001399 tmp |= 0x01 << gpo_bit;
Luc Verhaegenf5226912009-12-14 10:41:58 +00001400 else
Michael Karcher01f6d7d2010-02-24 00:00:21 +00001401 tmp &= ~(0x01 << gpo_bit);
1402 OUTB(tmp, base + 0x34 + gpo_byte);
Luc Verhaegenf5226912009-12-14 10:41:58 +00001403
1404 return 0;
1405}
1406
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001407/*
1408 * Suited for:
Joshua Roysd708fad2012-02-17 14:51:15 +00001409 * - ASUS OPLX-M
Mattias Mattsson85016b92010-09-01 01:21:34 +00001410 * - ASUS P2B-N
1411 */
1412static int intel_piix4_gpo18_lower(void)
1413{
1414 return intel_piix4_gpo_set(18, 0);
1415}
1416
1417/*
1418 * Suited for:
Mattias Mattssonc8ca3de2010-09-13 18:22:36 +00001419 * - MSI MS-6163 v2 (MS-6163 Pro): Intel 440BX + PIIX4E + Winbond W83977EF
1420 */
1421static int intel_piix4_gpo14_raise(void)
1422{
1423 return intel_piix4_gpo_set(14, 1);
1424}
1425
1426/*
1427 * Suited for:
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001428 * - EPoX EP-BX3
Luc Verhaegenf5226912009-12-14 10:41:58 +00001429 */
Mattias Mattssond7ed7f72010-08-15 22:35:31 +00001430static int intel_piix4_gpo22_raise(void)
Luc Verhaegenf5226912009-12-14 10:41:58 +00001431{
1432 return intel_piix4_gpo_set(22, 1);
1433}
1434
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001435/*
1436 * Suited for:
Tim ter Laak4b933f02010-09-13 23:00:57 +00001437 * - abit BM6
1438 */
1439static int intel_piix4_gpo26_lower(void)
1440{
1441 return intel_piix4_gpo_set(26, 0);
1442}
1443
1444/*
1445 * Suited for:
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001446 * - Intel SE440BX-2
Michael Karcher51cd0c92010-03-19 22:35:21 +00001447 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001448static int intel_piix4_gpo27_lower(void)
Michael Karcher51cd0c92010-03-19 22:35:21 +00001449{
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001450 return intel_piix4_gpo_set(27, 0);
Michael Karcher51cd0c92010-03-19 22:35:21 +00001451}
1452
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001453/*
Mattias Mattsson2eaad632010-10-05 21:32:29 +00001454 * Suited for:
1455 * - Dell OptiPlex GX1
1456 */
1457static int intel_piix4_gpo30_lower(void)
1458{
1459 return intel_piix4_gpo_set(30, 0);
1460}
1461
1462/*
Uwe Hermann4e3d0b32010-03-25 23:18:41 +00001463 * Set a GPIO line on a given Intel ICH LPC controller.
Uwe Hermann93f66db2008-05-22 21:19:38 +00001464 */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001465static int intel_ich_gpio_set(int gpio, int raise)
Uwe Hermann93f66db2008-05-22 21:19:38 +00001466{
Uwe Hermann4e3d0b32010-03-25 23:18:41 +00001467 /* Table mapping the different Intel ICH LPC chipsets. */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001468 static struct {
1469 uint16_t id;
1470 uint8_t base_reg;
1471 uint32_t bank0;
1472 uint32_t bank1;
1473 uint32_t bank2;
1474 } intel_ich_gpio_table[] = {
1475 {0x2410, 0x58, 0x0FE30000, 0, 0}, /* 82801AA (ICH) */
1476 {0x2420, 0x58, 0x0FE30000, 0, 0}, /* 82801AB (ICH0) */
1477 {0x2440, 0x58, 0x1BFF391B, 0, 0}, /* 82801BA (ICH2) */
1478 {0x244C, 0x58, 0x1A23399B, 0, 0}, /* 82801BAM (ICH2M) */
1479 {0x2450, 0x58, 0x1BFF0000, 0, 0}, /* 82801E (C-ICH) */
1480 {0x2480, 0x58, 0x1BFF0000, 0x00000FFF, 0}, /* 82801CA (ICH3-S) */
1481 {0x248C, 0x58, 0x1A230000, 0x00000FFF, 0}, /* 82801CAM (ICH3-M) */
1482 {0x24C0, 0x58, 0x1BFF0000, 0x00000FFF, 0}, /* 82801DB/DBL (ICH4/ICH4-L) */
1483 {0x24CC, 0x58, 0x1A030000, 0x00000FFF, 0}, /* 82801DBM (ICH4-M) */
1484 {0x24D0, 0x58, 0x1BFF0000, 0x00030305, 0}, /* 82801EB/ER (ICH5/ICH5R) */
1485 {0x2640, 0x48, 0x1BFF0000, 0x00030307, 0}, /* 82801FB/FR (ICH6/ICH6R) */
1486 {0x2641, 0x48, 0x1BFF0000, 0x00030307, 0}, /* 82801FBM (ICH6M) */
Stefan Tauner309dd2c2013-11-21 15:59:52 +00001487 {0x27B0, 0x48, 0xFFFFFFFF, 0x000300FF, 0}, /* 82801GDH (ICH7 DH) */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001488 {0x27B8, 0x48, 0xFFFFFFFF, 0x000300FF, 0}, /* 82801GB/GR (ICH7 Family) */
1489 {0x27B9, 0x48, 0xFFEBFFFE, 0x000300FE, 0}, /* 82801GBM (ICH7-M) */
1490 {0x27BD, 0x48, 0xFFEBFFFE, 0x000300FE, 0}, /* 82801GHM (ICH7-M DH) */
1491 {0x2810, 0x48, 0xFFFFFFFF, 0x00FF0FFF, 0}, /* 82801HB/HR (ICH8/R) */
1492 {0x2811, 0x48, 0xFFFFFFFF, 0x00FF0FFF, 0}, /* 82801HBM (ICH8M-E) */
1493 {0x2812, 0x48, 0xFFFFFFFF, 0x00FF0FFF, 0}, /* 82801HH (ICH8DH) */
1494 {0x2814, 0x48, 0xFFFFFFFF, 0x00FF0FFF, 0}, /* 82801HO (ICH8DO) */
1495 {0x2815, 0x48, 0xFFFFFFFF, 0x00FF0FFF, 0}, /* 82801HEM (ICH8M) */
1496 {0x2912, 0x48, 0xFFFFFFFF, 0x00FFFFFF, 0}, /* 82801IH (ICH9DH) */
1497 {0x2914, 0x48, 0xFFFFFFFF, 0x00FFFFFF, 0}, /* 82801IO (ICH9DO) */
1498 {0x2916, 0x48, 0xFFFFFFFF, 0x00FFFFFF, 0}, /* 82801IR (ICH9R) */
1499 {0x2917, 0x48, 0xFFFFFFFF, 0x00FFFFFF, 0}, /* 82801IEM (ICH9M-E) */
1500 {0x2918, 0x48, 0xFFFFFFFF, 0x00FFFFFF, 0}, /* 82801IB (ICH9) */
1501 {0x2919, 0x48, 0xFFFFFFFF, 0x00FFFFFF, 0}, /* 82801IBM (ICH9M) */
1502 {0x3A14, 0x48, 0xFFFFFFFF, 0xFFFFFFFF, 0x00000100}, /* 82801JDO (ICH10DO) */
1503 {0x3A16, 0x48, 0xFFFFFFFF, 0xFFFFFFFF, 0x00000100}, /* 82801JIR (ICH10R) */
1504 {0x3A18, 0x48, 0xFFFFFFFF, 0xFFFFFFFF, 0x00000100}, /* 82801JIB (ICH10) */
1505 {0x3A1A, 0x48, 0xFFFFFFFF, 0xFFFFFFFF, 0x00000100}, /* 82801JD (ICH10D) */
1506 {0, 0, 0, 0, 0} /* end marker */
1507 };
Uwe Hermann93f66db2008-05-22 21:19:38 +00001508
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001509 struct pci_dev *dev;
1510 uint16_t base;
1511 uint32_t tmp;
1512 int i, allowed;
1513
1514 /* First, look for a known LPC bridge */
Jonathan A. Kollaschb87f23b2009-12-14 04:24:42 +00001515 for (dev = pacc->devices; dev; dev = dev->next) {
Carl-Daniel Hailfingerd175e062010-05-21 23:00:56 +00001516 uint16_t device_class;
1517 /* libpci before version 2.2.4 does not store class info. */
1518 device_class = pci_read_word(dev, PCI_CLASS_DEVICE);
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001519 if ((dev->vendor_id == 0x8086) &&
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001520 (device_class == 0x0601)) { /* ISA bridge */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001521 /* Is this device in our list? */
1522 for (i = 0; intel_ich_gpio_table[i].id; i++)
1523 if (dev->device_id == intel_ich_gpio_table[i].id)
1524 break;
1525
1526 if (intel_ich_gpio_table[i].id)
1527 break;
1528 }
Jonathan A. Kollaschb87f23b2009-12-14 04:24:42 +00001529 }
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001530
Uwe Hermann93f66db2008-05-22 21:19:38 +00001531 if (!dev) {
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001532 msg_perr("\nERROR: No known Intel LPC bridge found.\n");
Uwe Hermann93f66db2008-05-22 21:19:38 +00001533 return -1;
1534 }
1535
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001536 /*
1537 * According to the datasheets, all Intel ICHs have the GPIO bar 5:1
1538 * strapped to zero. From some mobile ICH9 version on, this becomes
1539 * 6:1. The mask below catches all.
1540 */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001541 base = pci_read_word(dev, intel_ich_gpio_table[i].base_reg) & 0xFFC0;
Uwe Hermann93f66db2008-05-22 21:19:38 +00001542
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001543 /* Check whether the line is allowed. */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001544 if (gpio < 32)
1545 allowed = (intel_ich_gpio_table[i].bank0 >> gpio) & 0x01;
1546 else if (gpio < 64)
1547 allowed = (intel_ich_gpio_table[i].bank1 >> (gpio - 32)) & 0x01;
1548 else
1549 allowed = (intel_ich_gpio_table[i].bank2 >> (gpio - 64)) & 0x01;
1550
1551 if (!allowed) {
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001552 msg_perr("\nERROR: This Intel LPC bridge does not allow"
1553 " setting GPIO%02d\n", gpio);
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001554 return -1;
1555 }
1556
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001557 msg_pdbg("\nIntel ICH LPC bridge: %sing GPIO%02d.\n",
1558 raise ? "Rais" : "Dropp", gpio);
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001559
1560 if (gpio < 32) {
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001561 /* Set line to GPIO. */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001562 tmp = INL(base);
1563 /* ICH/ICH0 multiplexes 27/28 on the line set. */
1564 if ((gpio == 28) &&
1565 ((dev->device_id == 0x2410) || (dev->device_id == 0x2420)))
1566 tmp |= 1 << 27;
1567 else
1568 tmp |= 1 << gpio;
1569 OUTL(tmp, base);
1570
1571 /* As soon as we are talking to ICH8 and above, this register
1572 decides whether we can set the gpio or not. */
1573 if (dev->device_id > 0x2800) {
1574 tmp = INL(base);
1575 if (!(tmp & (1 << gpio))) {
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001576 msg_perr("\nERROR: This Intel LPC bridge"
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001577 " does not allow setting GPIO%02d\n",
1578 gpio);
1579 return -1;
1580 }
1581 }
1582
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001583 /* Set GPIO to OUTPUT. */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001584 tmp = INL(base + 0x04);
1585 tmp &= ~(1 << gpio);
1586 OUTL(tmp, base + 0x04);
1587
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001588 /* Raise GPIO line. */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001589 tmp = INL(base + 0x0C);
1590 if (raise)
1591 tmp |= 1 << gpio;
1592 else
1593 tmp &= ~(1 << gpio);
1594 OUTL(tmp, base + 0x0C);
1595 } else if (gpio < 64) {
1596 gpio -= 32;
1597
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001598 /* Set line to GPIO. */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001599 tmp = INL(base + 0x30);
1600 tmp |= 1 << gpio;
1601 OUTL(tmp, base + 0x30);
1602
1603 /* As soon as we are talking to ICH8 and above, this register
1604 decides whether we can set the gpio or not. */
1605 if (dev->device_id > 0x2800) {
1606 tmp = INL(base + 30);
1607 if (!(tmp & (1 << gpio))) {
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001608 msg_perr("\nERROR: This Intel LPC bridge"
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001609 " does not allow setting GPIO%02d\n",
1610 gpio + 32);
1611 return -1;
1612 }
1613 }
1614
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001615 /* Set GPIO to OUTPUT. */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001616 tmp = INL(base + 0x34);
1617 tmp &= ~(1 << gpio);
1618 OUTL(tmp, base + 0x34);
1619
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001620 /* Raise GPIO line. */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001621 tmp = INL(base + 0x38);
1622 if (raise)
1623 tmp |= 1 << gpio;
1624 else
1625 tmp &= ~(1 << gpio);
1626 OUTL(tmp, base + 0x38);
1627 } else {
1628 gpio -= 64;
1629
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001630 /* Set line to GPIO. */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001631 tmp = INL(base + 0x40);
1632 tmp |= 1 << gpio;
1633 OUTL(tmp, base + 0x40);
1634
1635 tmp = INL(base + 40);
1636 if (!(tmp & (1 << gpio))) {
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001637 msg_perr("\nERROR: This Intel LPC bridge does "
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001638 "not allow setting GPIO%02d\n", gpio + 64);
1639 return -1;
1640 }
1641
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001642 /* Set GPIO to OUTPUT. */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001643 tmp = INL(base + 0x44);
1644 tmp &= ~(1 << gpio);
1645 OUTL(tmp, base + 0x44);
1646
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001647 /* Raise GPIO line. */
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001648 tmp = INL(base + 0x48);
1649 if (raise)
1650 tmp |= 1 << gpio;
1651 else
1652 tmp &= ~(1 << gpio);
1653 OUTL(tmp, base + 0x48);
1654 }
Uwe Hermann93f66db2008-05-22 21:19:38 +00001655
1656 return 0;
1657}
1658
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001659/*
1660 * Suited for:
1661 * - abit IP35: Intel P35 + ICH9R
1662 * - abit IP35 Pro: Intel P35 + ICH9R
Joshua Roysac8b2a12011-08-11 04:21:34 +00001663 * - ASUS P5LD2
Dima Veselov9d8f53d2014-07-14 18:04:15 +00001664 * - ASUS P5LD2-MQ
Idwer Vollering4d0cde12012-09-07 08:27:46 +00001665 * - ASUS P5LD2-VM
Stefan Tauner309dd2c2013-11-21 15:59:52 +00001666 * - ASUS P5LD2-VM DH
Uwe Hermann93f66db2008-05-22 21:19:38 +00001667 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001668static int intel_ich_gpio16_raise(void)
Uwe Hermann93f66db2008-05-22 21:19:38 +00001669{
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001670 return intel_ich_gpio_set(16, 1);
Uwe Hermann93f66db2008-05-22 21:19:38 +00001671}
1672
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001673/*
1674 * Suited for:
1675 * - HP Puffer2-UL8E (ASUS PTGD-LA OEM): LGA775 + 915 + ICH6
Michael Karchere57957c2010-07-24 11:14:37 +00001676 */
1677static int intel_ich_gpio18_raise(void)
1678{
1679 return intel_ich_gpio_set(18, 1);
1680}
1681
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001682/*
1683 * Suited for:
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001684 * - MSI MS-7046: LGA775 + 915P + ICH6
Carl-Daniel Hailfinger29124262009-09-23 02:05:12 +00001685 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001686static int intel_ich_gpio19_raise(void)
Carl-Daniel Hailfinger29124262009-09-23 02:05:12 +00001687{
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001688 return intel_ich_gpio_set(19, 1);
Carl-Daniel Hailfinger29124262009-09-23 02:05:12 +00001689}
1690
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001691/*
Luc Verhaegen6c5d4cc2009-11-28 18:26:21 +00001692 * Suited for:
Stefan Tauner027e0182012-05-02 19:48:21 +00001693 * - ASUS P5BV-R: LGA775 + 3200 + ICH7
Luc Verhaegen3f7e3412018-03-28 12:31:22 +02001694 * - AOpen i965GMt-LA: Intel Socket479 + 965GM + ICH8M
Stefan Tauner027e0182012-05-02 19:48:21 +00001695 */
1696static int intel_ich_gpio20_raise(void)
1697{
1698 return intel_ich_gpio_set(20, 1);
1699}
1700
1701/*
1702 * Suited for:
Stefan Taunereb582572012-09-21 12:52:50 +00001703 * - ASUS CUSL2-C: Intel socket370 + 815 + ICH2
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001704 * - ASUS P4B266LM (Sony Vaio PCV-RX650): socket478 + 845D + ICH2
1705 * - ASUS P4C800-E Deluxe: socket478 + 875P + ICH5
Michael Karcherf4b58792010-09-10 14:54:18 +00001706 * - ASUS P4P800: Intel socket478 + 865PE + ICH5R
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001707 * - ASUS P4P800-E Deluxe: Intel socket478 + 865PE + ICH5R
Diego Elio Pettenòc6f71462011-03-06 22:52:55 +00001708 * - ASUS P4P800-VM: Intel socket478 + 865PE + ICH5R
Stefan Taunereb582572012-09-21 12:52:50 +00001709 * - ASUS P4P800-X: Intel socket478 + 865PE + ICH5R
Michael Karcher4a23e442010-09-10 14:46:46 +00001710 * - ASUS P5GD1 Pro: Intel LGA 775 + 915P + ICH6R
Joshua Roys1fd4f9e2011-08-11 05:47:32 +00001711 * - ASUS P5GD2 Premium: Intel LGA775 + 915G + ICH6R
Joshua Roysb1d980f2010-09-13 14:02:22 +00001712 * - ASUS P5GDC Deluxe: Intel socket775 + 915P + ICH6R
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001713 * - ASUS P5PE-VM: Intel LGA775 + 865G + ICH5
Stefan Taunerded71e52012-03-10 19:22:13 +00001714 * - ASUS TUSL2-C: Intel socket370 + 815 + ICH2
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001715 * - Samsung Polaris 32: socket478 + 865P + ICH5
Peter Stuge09c13332009-02-02 22:55:26 +00001716 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001717static int intel_ich_gpio21_raise(void)
Peter Stuge09c13332009-02-02 22:55:26 +00001718{
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001719 return intel_ich_gpio_set(21, 1);
Peter Stuge09c13332009-02-02 22:55:26 +00001720}
1721
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001722/*
Michael Karcher03b80e92010-03-07 16:32:32 +00001723 * Suited for:
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001724 * - ASUS P4B266: socket478 + Intel 845D + ICH2
Uwe Hermann4e3d0b32010-03-25 23:18:41 +00001725 * - ASUS P4B533-E: socket478 + 845E + ICH4
1726 * - ASUS P4B-MX variant in HP Vectra VL420 SFF: socket478 + 845D + ICH2
Michael Karcherbfd89a52012-02-12 00:13:14 +00001727 * - TriGem Anaheim-3: socket370 + Intel 810 + ICH
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001728 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001729static int intel_ich_gpio22_raise(void)
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001730{
1731 return intel_ich_gpio_set(22, 1);
1732}
1733
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001734/*
1735 * Suited for:
Stefan Tauner716e0982011-07-25 20:38:52 +00001736 * - ASUS A8Jm (laptop): Intel 945 + ICH7
Michael Karcher14ab8d42011-08-25 14:06:50 +00001737 * - ASUS P5LP-LE used in ...
1738 * - HP Media Center m7270.fr Desktop PC as "Lithium-UL8E"
1739 * - Epson Endeavor MT7700
Stefan Tauner716e0982011-07-25 20:38:52 +00001740 */
1741static int intel_ich_gpio34_raise(void)
1742{
1743 return intel_ich_gpio_set(34, 1);
1744}
1745
1746/*
1747 * Suited for:
Stefan Taunerc6782182012-01-19 17:50:32 +00001748 * - AOpen i945GMx-VFX: Intel 945GM + ICH7-M used in ...
Paul Menzelac427b22012-02-16 21:07:07 +00001749 * - FSC ESPRIMO Q5010 (SMBIOS: D2544-B1)
Stefan Taunerc6782182012-01-19 17:50:32 +00001750 */
1751static int intel_ich_gpio38_raise(void)
1752{
1753 return intel_ich_gpio_set(38, 1);
1754}
1755
1756/*
1757 * Suited for:
Joshua Roysc73e2812011-07-09 19:46:53 +00001758 * - ASUS M6Ne (laptop): socket 479M (guessed) + Intel 855PM + ICH4-M
1759 */
1760static int intel_ich_gpio43_raise(void)
1761{
1762 return intel_ich_gpio_set(43, 1);
1763}
1764
1765/*
1766 * Suited for:
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001767 * - HP Vectra VL400: 815 + ICH + PC87360
Michael Karcher5fbd18d2010-02-27 18:35:54 +00001768 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001769static int board_hp_vl400(void)
Michael Karcher5fbd18d2010-02-27 18:35:54 +00001770{
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001771 int ret;
1772 ret = intel_ich_gpio_set(25, 1); /* Master write enable ? */
1773 if (!ret)
Michael Karchercba52de2011-03-06 12:07:19 +00001774 ret = pc8736x_gpio_set(PC87360_ID, 0x09, 1); /* #WP ? */
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001775 if (!ret)
Michael Karchercba52de2011-03-06 12:07:19 +00001776 ret = pc8736x_gpio_set(PC87360_ID, 0x27, 1); /* #TBL */
1777 return ret;
1778}
1779
1780/*
1781 * Suited for:
1782 * - HP e-Vectra P2706T: 810E + ICH + PC87364
1783 */
1784static int board_hp_p2706t(void)
1785{
1786 int ret;
1787 ret = pc8736x_gpio_set(PC87364_ID, 0x25, 1);
1788 if (!ret)
1789 ret = pc8736x_gpio_set(PC87364_ID, 0x26, 1);
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001790 return ret;
Michael Karcher5fbd18d2010-02-27 18:35:54 +00001791}
1792
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001793/*
Luc Verhaegen1265d8d2009-11-28 18:16:31 +00001794 * Suited for:
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001795 * - Dell PowerEdge 1850: Intel PPGA604 + E7520 + ICH5R
1796 * - ASRock P4i65GV: Intel Socket478 + 865GV + ICH5R
1797 * - ASRock 775i65G: Intel LGA 775 + 865G + ICH5
Uwe Hermann742999c2010-12-02 21:57:42 +00001798 * - MSI MS-6391 (845 Pro4): Intel Socket478 + 845 + ICH2
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001799 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001800static int intel_ich_gpio23_raise(void)
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001801{
1802 return intel_ich_gpio_set(23, 1);
1803}
1804
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001805/*
1806 * Suited for:
Michael Karcher39dcdec2010-10-05 17:29:35 +00001807 * - GIGABYTE GA-6IEM: Intel Socket370 + i815 + ICH2
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001808 * - GIGABYTE GA-8IRML: Intel Socket478 + i845 + ICH2
Michael Karcherc7a1ffb2010-07-24 22:27:29 +00001809 */
1810static int intel_ich_gpio25_raise(void)
1811{
1812 return intel_ich_gpio_set(25, 1);
1813}
1814
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001815/*
1816 * Suited for:
1817 * - IBASE MB899: i945GM + ICH7
Luc Verhaegenf63c4362010-03-19 23:01:34 +00001818 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001819static int intel_ich_gpio26_raise(void)
Luc Verhaegenf63c4362010-03-19 23:01:34 +00001820{
1821 return intel_ich_gpio_set(26, 1);
1822}
1823
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001824/*
1825 * Suited for:
Stefan Tauner98546c92012-11-05 12:20:29 +00001826 * - ASUS DSAN-DX
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001827 * - P4SD-LA (HP OEM): i865 + ICH5
Joshua Roys9d9a1042011-06-13 16:59:01 +00001828 * - GIGABYTE GA-8IP775: 865P + ICH5
Michael Karcherc8613242010-08-13 12:49:01 +00001829 * - GIGABYTE GA-8PE667 Ultra 2: socket 478 + i845PE + ICH4
Maciej Pijanka6add0942011-06-09 20:59:30 +00001830 * - MSI MS-6788-40 (aka 848P Neo-V)
Michael Karcher87c90992010-07-24 11:03:48 +00001831 */
Idwer Vollering19dceac2010-07-24 18:47:45 +00001832static int intel_ich_gpio32_raise(void)
Michael Karcher87c90992010-07-24 11:03:48 +00001833{
1834 return intel_ich_gpio_set(32, 1);
1835}
1836
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001837/*
1838 * Suited for:
Joshua Roys7225ccd2011-05-18 01:32:16 +00001839 * - AOpen i975Xa-YDG: i975X + ICH7 + W83627EHF
1840 */
1841static int board_aopen_i975xa_ydg(void)
1842{
1843 int ret;
1844
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001845 /* Vendor BIOS ends up in LDN6... maybe the board enable is wrong,
Joshua Roys7225ccd2011-05-18 01:32:16 +00001846 * or perhaps it's not needed at all?
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001847 * The regs it tries to touch are 0xF0, 0xF1, 0xF2 which means if it
1848 * were in the right LDN, it would have to be GPIO1 or GPIO3.
Joshua Roys7225ccd2011-05-18 01:32:16 +00001849 */
1850/*
1851 ret = winbond_gpio_set(0x2e, WINBOND_W83627EHF_ID, x, 0)
1852 if (!ret)
1853*/
1854 ret = intel_ich_gpio_set(33, 1);
1855
1856 return ret;
1857}
1858
1859/*
1860 * Suited for:
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001861 * - Acorp 6A815EPD: socket 370 + intel 815 + ICH2
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001862 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001863static int board_acorp_6a815epd(void)
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001864{
1865 int ret;
1866
1867 /* Lower Blocks Lock -- pin 7 of PLCC32 */
1868 ret = intel_ich_gpio_set(22, 1);
1869 if (!ret) /* Top Block Lock -- pin 8 of PLCC32 */
1870 ret = intel_ich_gpio_set(23, 1);
1871
1872 return ret;
1873}
1874
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001875/*
1876 * Suited for:
1877 * - Kontron 986LCD-M: Socket478 + 915GM + ICH7R
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001878 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001879static int board_kontron_986lcd_m(void)
Stefan Reinauerac378972008-03-17 22:59:40 +00001880{
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001881 int ret;
Stefan Reinauerac378972008-03-17 22:59:40 +00001882
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001883 ret = intel_ich_gpio_set(34, 1); /* #TBL */
1884 if (!ret)
1885 ret = intel_ich_gpio_set(35, 1); /* #WP */
Stefan Reinauerac378972008-03-17 22:59:40 +00001886
Luc Verhaegen60ea7dc2009-11-28 18:07:51 +00001887 return ret;
Stefan Reinauerac378972008-03-17 22:59:40 +00001888}
1889
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001890/*
1891 * Suited for:
1892 * - Soyo SY-7VCA: Pro133A + VT82C686
Luc Verhaegen3920eda2009-06-17 14:43:24 +00001893 */
Michael Karcher06477332010-03-19 22:49:09 +00001894static int via_apollo_gpo_set(int gpio, int raise)
Luc Verhaegen3920eda2009-06-17 14:43:24 +00001895{
Michael Karcher06477332010-03-19 22:49:09 +00001896 struct pci_dev *dev;
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001897 uint32_t base, tmp;
Luc Verhaegen3920eda2009-06-17 14:43:24 +00001898
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001899 /* VT82C686 power management */
Luc Verhaegen3920eda2009-06-17 14:43:24 +00001900 dev = pci_dev_find(0x1106, 0x3057);
1901 if (!dev) {
Sean Nelson316a29f2010-05-07 20:09:04 +00001902 msg_perr("\nERROR: VT82C686 PM device not found.\n");
Luc Verhaegen3920eda2009-06-17 14:43:24 +00001903 return -1;
1904 }
1905
Sean Nelson316a29f2010-05-07 20:09:04 +00001906 msg_pdbg("\nVIA Apollo ACPI: %sing GPIO%02d.\n",
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001907 raise ? "Rais" : "Dropp", gpio);
Michael Karcher06477332010-03-19 22:49:09 +00001908
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001909 /* Select GPO function on multiplexed pins. */
Luc Verhaegen3920eda2009-06-17 14:43:24 +00001910 tmp = pci_read_byte(dev, 0x54);
Uwe Hermann91f4afa2011-07-28 08:13:25 +00001911 switch (gpio) {
1912 case 0:
1913 tmp &= ~0x03;
1914 break;
1915 case 1:
1916 tmp |= 0x04;
1917 break;
1918 case 2:
1919 tmp |= 0x08;
1920 break;
1921 case 3:
1922 tmp |= 0x10;
1923 break;
Michael Karcher06477332010-03-19 22:49:09 +00001924 }
Luc Verhaegen3920eda2009-06-17 14:43:24 +00001925 pci_write_byte(dev, 0x54, tmp);
1926
1927 /* PM IO base */
1928 base = pci_read_long(dev, 0x48) & 0x0000FF00;
1929
1930 /* Drop GPO0 */
Michael Karcher06477332010-03-19 22:49:09 +00001931 tmp = INL(base + 0x4C);
1932 if (raise)
1933 tmp |= 1U << gpio;
1934 else
1935 tmp &= ~(1U << gpio);
1936 OUTL(tmp, base + 0x4C);
Luc Verhaegen3920eda2009-06-17 14:43:24 +00001937
1938 return 0;
1939}
1940
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001941/*
1942 * Suited for:
1943 * - abit VT6X4: Pro133x + VT82C686A
Mattias Mattssone3df96e2010-08-15 22:43:23 +00001944 * - abit VA6: Pro133x + VT82C686A
Michael Karcher187a46a2010-03-19 22:30:49 +00001945 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001946static int via_apollo_gpo4_lower(void)
Michael Karcher187a46a2010-03-19 22:30:49 +00001947{
1948 return via_apollo_gpo_set(4, 0);
1949}
1950
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001951/*
1952 * Suited for:
1953 * - Soyo SY-7VCA: Pro133A + VT82C686
Michael Karcher06477332010-03-19 22:49:09 +00001954 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00001955static int via_apollo_gpo0_lower(void)
Michael Karcher06477332010-03-19 22:49:09 +00001956{
1957 return via_apollo_gpo_set(0, 0);
1958}
1959
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001960/*
Michael Karchera08d0f22011-07-25 17:25:24 +00001961 * Enable some GPIO pin on SiS southbridge and enables SIO flash writes.
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001962 *
1963 * Suited for:
1964 * - MSI 651M-L: SiS651 / SiS962
Stefan Tauner7fbbbb82014-11-30 22:31:12 +00001965 * - GIGABYTE GA-8SIMLFS 2.0
Michael Karchera08d0f22011-07-25 17:25:24 +00001966 * - GIGABYTE GA-8SIMLH
Michael Karcher9f9e6132010-01-09 17:36:06 +00001967 */
Michael Karchera08d0f22011-07-25 17:25:24 +00001968static int sis_gpio0_raise_and_w836xx_memw(void)
Michael Karcher9f9e6132010-01-09 17:36:06 +00001969{
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001970 struct pci_dev *dev;
Uwe Hermann43959702010-03-13 17:28:29 +00001971 uint16_t base, temp;
Michael Karcher9f9e6132010-01-09 17:36:06 +00001972
1973 dev = pci_dev_find(0x1039, 0x0962);
1974 if (!dev) {
Sean Nelson316a29f2010-05-07 20:09:04 +00001975 msg_perr("Expected south bridge not found\n");
Michael Karcher9f9e6132010-01-09 17:36:06 +00001976 return 1;
1977 }
1978
Michael Karcher9f9e6132010-01-09 17:36:06 +00001979 base = pci_read_word(dev, 0x74);
1980 temp = INW(base + 0x68);
1981 temp &= ~(1 << 0); /* Make pin output? */
Michael Karcher0435dfd2010-01-09 23:31:13 +00001982 OUTW(temp, base + 0x68);
Michael Karcher9f9e6132010-01-09 17:36:06 +00001983
1984 temp = INW(base + 0x64);
1985 temp |= (1 << 0); /* Raise output? */
1986 OUTW(temp, base + 0x64);
1987
1988 w836xx_memw_enable(0x2E);
1989
1990 return 0;
1991}
1992
Uwe Hermann48ec1b12010-08-08 17:01:18 +00001993/*
Michael Gold6d52e472009-06-19 13:00:24 +00001994 * Find the runtime registers of an SMSC Super I/O, after verifying its
1995 * chip ID.
1996 *
1997 * Returns the base port of the runtime register block, or 0 on error.
1998 */
1999static uint16_t smsc_find_runtime(uint16_t sio_port, uint16_t chip_id,
2000 uint8_t logical_device)
2001{
2002 uint16_t rt_port = 0;
2003
2004 /* Verify the chip ID. */
Uwe Hermann1432a602009-06-28 23:26:37 +00002005 OUTB(0x55, sio_port); /* Enable configuration. */
Michael Gold6d52e472009-06-19 13:00:24 +00002006 if (sio_read(sio_port, 0x20) != chip_id) {
Sean Nelson316a29f2010-05-07 20:09:04 +00002007 msg_perr("\nERROR: SMSC Super I/O not found.\n");
Michael Gold6d52e472009-06-19 13:00:24 +00002008 goto out;
2009 }
2010
2011 /* If the runtime block is active, get its address. */
2012 sio_write(sio_port, 0x07, logical_device);
2013 if (sio_read(sio_port, 0x30) & 1) {
2014 rt_port = (sio_read(sio_port, 0x60) << 8)
2015 | sio_read(sio_port, 0x61);
2016 }
2017
2018 if (rt_port == 0) {
Sean Nelson316a29f2010-05-07 20:09:04 +00002019 msg_perr("\nERROR: "
Michael Gold6d52e472009-06-19 13:00:24 +00002020 "Super I/O runtime interface not available.\n");
2021 }
2022out:
Uwe Hermann1432a602009-06-28 23:26:37 +00002023 OUTB(0xaa, sio_port); /* Disable configuration. */
Michael Gold6d52e472009-06-19 13:00:24 +00002024 return rt_port;
2025}
2026
Uwe Hermann48ec1b12010-08-08 17:01:18 +00002027/*
2028 * Disable write protection on the Mitac 6513WU. WP# on the FWH is
Michael Gold6d52e472009-06-19 13:00:24 +00002029 * connected to GP30 on the Super I/O, and TBL# is always high.
2030 */
Uwe Hermann36dec8b2010-06-07 19:06:26 +00002031static int board_mitac_6513wu(void)
Michael Gold6d52e472009-06-19 13:00:24 +00002032{
2033 struct pci_dev *dev;
2034 uint16_t rt_port;
2035 uint8_t val;
2036
2037 dev = pci_dev_find(0x8086, 0x2410); /* Intel 82801AA ISA bridge */
2038 if (!dev) {
Sean Nelson316a29f2010-05-07 20:09:04 +00002039 msg_perr("\nERROR: Intel 82801AA ISA bridge not found.\n");
Michael Gold6d52e472009-06-19 13:00:24 +00002040 return -1;
2041 }
2042
Uwe Hermann1432a602009-06-28 23:26:37 +00002043 rt_port = smsc_find_runtime(0x4e, 0x54 /* LPC47U33x */, 0xa);
Michael Gold6d52e472009-06-19 13:00:24 +00002044 if (rt_port == 0)
2045 return -1;
2046
2047 /* Configure the GPIO pin. */
2048 val = INB(rt_port + 0x33); /* GP30 config */
Uwe Hermann1432a602009-06-28 23:26:37 +00002049 val &= ~0x87; /* Output, non-inverted, GPIO, push/pull */
Michael Gold6d52e472009-06-19 13:00:24 +00002050 OUTB(val, rt_port + 0x33);
2051
2052 /* Disable write protection. */
2053 val = INB(rt_port + 0x4d); /* GP3 values */
Uwe Hermann1432a602009-06-28 23:26:37 +00002054 val |= 0x01; /* Set GP30 high. */
Michael Gold6d52e472009-06-19 13:00:24 +00002055 OUTB(val, rt_port + 0x4d);
2056
2057 return 0;
2058}
2059
Uwe Hermann48ec1b12010-08-08 17:01:18 +00002060/*
2061 * Suited for:
Christoph Grenzd13a3942011-10-21 13:20:11 +00002062 * - abit AV8: Socket939 + K8T800Pro + VT8237
2063 */
2064static int board_abit_av8(void)
2065{
2066 uint8_t val;
2067
2068 /* Raise GPO pins GP22 & GP23 */
2069 val = INB(0x404E);
2070 val |= 0xC0;
2071 OUTB(val, 0x404E);
2072
2073 return 0;
2074}
2075
2076/*
2077 * Suited for:
Uwe Hermann45bd1442010-09-14 23:20:35 +00002078 * - ASUS A7V333: VIA KT333 + VT8233A + IT8703F
Uwe Hermann48ec1b12010-08-08 17:01:18 +00002079 * - ASUS A7V8X: VIA KT400 + VT8235 + IT8703F
Luc Verhaegen78e4e122009-07-13 12:40:17 +00002080 */
Uwe Hermann45bd1442010-09-14 23:20:35 +00002081static int it8703f_gpio51_raise(void)
Luc Verhaegen78e4e122009-07-13 12:40:17 +00002082{
2083 uint16_t id, base;
2084 uint8_t tmp;
2085
Uwe Hermann48ec1b12010-08-08 17:01:18 +00002086 /* Find the IT8703F. */
Luc Verhaegen78e4e122009-07-13 12:40:17 +00002087 w836xx_ext_enter(0x2E);
2088 id = (sio_read(0x2E, 0x20) << 8) | sio_read(0x2E, 0x21);
2089 w836xx_ext_leave(0x2E);
2090
2091 if (id != 0x8701) {
Sean Nelson316a29f2010-05-07 20:09:04 +00002092 msg_perr("\nERROR: IT8703F Super I/O not found.\n");
Luc Verhaegen78e4e122009-07-13 12:40:17 +00002093 return -1;
2094 }
2095
Uwe Hermann48ec1b12010-08-08 17:01:18 +00002096 /* Get the GP567 I/O base. */
Luc Verhaegen78e4e122009-07-13 12:40:17 +00002097 w836xx_ext_enter(0x2E);
2098 sio_write(0x2E, 0x07, 0x0C);
2099 base = (sio_read(0x2E, 0x60) << 8) | sio_read(0x2E, 0x61);
2100 w836xx_ext_leave(0x2E);
2101
2102 if (!base) {
Sean Nelson316a29f2010-05-07 20:09:04 +00002103 msg_perr("\nERROR: Failed to read IT8703F Super I/O GPIO"
Luc Verhaegen78e4e122009-07-13 12:40:17 +00002104 " Base.\n");
2105 return -1;
2106 }
2107
2108 /* Raise GP51. */
2109 tmp = INB(base);
2110 tmp |= 0x02;
2111 OUTB(tmp, base);
2112
2113 return 0;
2114}
2115
Luc Verhaegen72272912009-09-01 21:22:23 +00002116/*
Joshua Roysa2f37222011-11-14 13:00:12 +00002117 * General routine for raising/dropping GPIO lines on the ITE IT87xx.
Luc Verhaegen72272912009-09-01 21:22:23 +00002118 */
Joshua Roysa2f37222011-11-14 13:00:12 +00002119static int it87_gpio_set(unsigned int gpio, int raise)
Luc Verhaegen72272912009-09-01 21:22:23 +00002120{
Joshua Roysa2f37222011-11-14 13:00:12 +00002121 int allowed, sio;
Luc Verhaegen72272912009-09-01 21:22:23 +00002122 unsigned int port;
Joshua Roysa2f37222011-11-14 13:00:12 +00002123 uint16_t base, sioport;
Luc Verhaegen72272912009-09-01 21:22:23 +00002124 uint8_t tmp;
2125
Joshua Roysa2f37222011-11-14 13:00:12 +00002126 /* IT87 GPIO configuration table */
2127 static const struct it87cfg {
2128 uint16_t id;
2129 uint8_t base_reg;
2130 uint32_t bank0;
2131 uint32_t bank1;
2132 uint32_t bank2;
2133 } it87_gpio_table[] = {
2134 {0x8712, 0x62, 0xCFF3FC00, 0x00FCFF3F, 0},
2135 {0x8718, 0x62, 0xCFF37C00, 0xF3FCDF3F, 0x0000000F},
2136 {0, 0, 0, 0, 0} /* end marker */
2137 };
2138 const struct it87cfg *cfg = NULL;
Luc Verhaegen72272912009-09-01 21:22:23 +00002139
Joshua Roysa2f37222011-11-14 13:00:12 +00002140 /* Find the Super I/O in the probed list */
2141 for (sio = 0; sio < superio_count; sio++) {
2142 int i;
2143 if (superios[sio].vendor != SUPERIO_VENDOR_ITE)
2144 continue;
2145
2146 /* Is this device in our list? */
2147 for (i = 0; it87_gpio_table[i].id; i++)
2148 if (superios[sio].model == it87_gpio_table[i].id) {
2149 cfg = &it87_gpio_table[i];
2150 goto found;
2151 }
2152 }
2153
2154 if (cfg == NULL) {
2155 msg_perr("\nERROR: No IT87 Super I/O GPIO configuration "
2156 "found.\n");
Uwe Hermann91f4afa2011-07-28 08:13:25 +00002157 return -1;
Luc Verhaegen72272912009-09-01 21:22:23 +00002158 }
2159
Joshua Roysa2f37222011-11-14 13:00:12 +00002160found:
2161 /* Check whether the gpio is allowed. */
2162 if (gpio < 32)
2163 allowed = (cfg->bank0 >> gpio) & 0x01;
2164 else if (gpio < 64)
2165 allowed = (cfg->bank1 >> (gpio - 32)) & 0x01;
2166 else if (gpio < 96)
2167 allowed = (cfg->bank2 >> (gpio - 64)) & 0x01;
2168 else
2169 allowed = 0;
Luc Verhaegen72272912009-09-01 21:22:23 +00002170
Joshua Roysa2f37222011-11-14 13:00:12 +00002171 if (!allowed) {
2172 msg_perr("\nERROR: IT%02X does not allow setting GPIO%02u.\n",
2173 cfg->id, gpio);
Luc Verhaegen72272912009-09-01 21:22:23 +00002174 return -1;
2175 }
2176
Joshua Roysa2f37222011-11-14 13:00:12 +00002177 /* Read the Simple I/O Base Address Register */
2178 sioport = superios[sio].port;
2179 enter_conf_mode_ite(sioport);
2180 sio_write(sioport, 0x07, 0x07);
2181 base = (sio_read(sioport, cfg->base_reg) << 8) |
2182 sio_read(sioport, cfg->base_reg + 1);
2183 exit_conf_mode_ite(sioport);
Luc Verhaegen72272912009-09-01 21:22:23 +00002184
2185 if (!base) {
Joshua Roysa2f37222011-11-14 13:00:12 +00002186 msg_perr("\nERROR: Failed to read IT87 Super I/O GPIO Base.\n");
Luc Verhaegen72272912009-09-01 21:22:23 +00002187 return -1;
2188 }
2189
Joshua Roysa2f37222011-11-14 13:00:12 +00002190 msg_pdbg("Using IT87 GPIO base 0x%04x\n", base);
2191
2192 port = gpio / 10 - 1;
2193 gpio %= 10;
2194
2195 /* set GPIO. */
Luc Verhaegen72272912009-09-01 21:22:23 +00002196 tmp = INB(base + port);
2197 if (raise)
Joshua Roysa2f37222011-11-14 13:00:12 +00002198 tmp |= 1 << gpio;
Luc Verhaegen72272912009-09-01 21:22:23 +00002199 else
Joshua Roysa2f37222011-11-14 13:00:12 +00002200 tmp &= ~(1 << gpio);
Luc Verhaegen72272912009-09-01 21:22:23 +00002201 OUTB(tmp, base + port);
2202
2203 return 0;
2204}
2205
Uwe Hermann48ec1b12010-08-08 17:01:18 +00002206/*
Russ Dillbd622d12010-03-09 16:57:06 +00002207 * Suited for:
Joshua Roys8ca42552011-11-19 19:31:17 +00002208 * - ASUS A7N8X-VM/400: NVIDIA nForce2 IGP2 + IT8712F
2209 */
2210static int it8712f_gpio12_raise(void)
2211{
2212 return it87_gpio_set(12, 1);
2213}
2214
2215/*
2216 * Suited for:
Uwe Hermann4e3d0b32010-03-25 23:18:41 +00002217 * - ASUS A7V600-X: VIA KT600 + VT8237 + IT8712F
2218 * - ASUS A7V8X-X: VIA KT400 + VT8235 + IT8712F
Luc Verhaegen72272912009-09-01 21:22:23 +00002219 */
Joshua Roysa2f37222011-11-14 13:00:12 +00002220static int it8712f_gpio31_raise(void)
Luc Verhaegen72272912009-09-01 21:22:23 +00002221{
Joshua Roysa2f37222011-11-14 13:00:12 +00002222 return it87_gpio_set(32, 1);
2223}
2224
2225/*
2226 * Suited for:
2227 * - ASUS P5N-D: NVIDIA MCP51 + IT8718F
2228 * - ASUS P5N-E SLI: NVIDIA MCP51 + IT8718F
2229 */
2230static int it8718f_gpio63_raise(void)
2231{
2232 return it87_gpio_set(63, 1);
Luc Verhaegen72272912009-09-01 21:22:23 +00002233}
2234
Ingo Feldschmid8a0f9b02012-01-31 06:51:56 +00002235/*
2236 * Suited for all boards with ambiguous DMI chassis information, which should be
2237 * whitelisted because they are known to work:
Stefan Tauner463dd692013-08-08 12:00:19 +00002238 * - ASRock IMB-A180(-H)
Stefan Taunerdbac46c2013-08-13 22:10:41 +00002239 * - Intel D945GCNL
Ingo Feldschmid8a0f9b02012-01-31 06:51:56 +00002240 * - MSC Q7 Tunnel Creek Module (Q7-TCTC)
2241 */
2242static int p2_not_a_laptop(void)
2243{
2244 /* label this board as not a laptop */
2245 is_laptop = 0;
2246 msg_pdbg("Laptop detection overridden by P2 board enable.\n");
2247 return 0;
2248}
2249
Stefan Tauner98feaa52012-09-25 21:08:41 +00002250/*
2251 * Suited for all laptops, which are known to *not* have interfering embedded controllers.
2252 */
2253static int p2_whitelist_laptop(void)
2254{
2255 is_laptop = 1;
2256 laptop_ok = 1;
2257 msg_pdbg("Whitelisted laptop detected.\n");
2258 return 0;
2259}
2260
Carl-Daniel Hailfingercceafa22010-05-26 01:45:41 +00002261#endif
2262
Uwe Hermann48ec1b12010-08-08 17:01:18 +00002263/*
Uwe Hermannd0e347d2009-10-06 13:00:00 +00002264 * Below is the list of boards which need a special "board enable" code in
2265 * flashrom before their ROM chip can be accessed/written to.
2266 *
2267 * NOTE: Please add boards that _don't_ need such enables or don't work yet
2268 * to the respective tables in print.c. Thanks!
2269 *
Stefan Tauner2c5b65e2013-10-26 17:02:03 +00002270 * We use 2 sets of PCI IDs here, you're free to choose which is which. This
Uwe Hermannffec5f32007-08-23 16:08:21 +00002271 * is to provide a very high degree of certainty when matching a board on
2272 * the basis of subsystem/card IDs. As not every vendor handles
2273 * subsystem/card IDs in a sane manner.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002274 *
Luc Verhaegenc5210162009-04-20 12:38:17 +00002275 * Keep the second set NULLed if it should be ignored. Keep the subsystem IDs
Stefan Tauner2c5b65e2013-10-26 17:02:03 +00002276 * and the dmi identifier NULLed if they don't identify the board fully to disable autodetection.
Carl-Daniel Hailfinger7a788f52010-02-04 11:12:04 +00002277 * But please take care to provide an as complete set of pci ids as possible;
2278 * autodetection is the preferred behaviour and we would like to make sure that
2279 * matches are unique.
Mart Raudseppfaa62fb2008-02-20 11:11:18 +00002280 *
Michael Karcher6701ee82010-01-20 14:14:11 +00002281 * If PCI IDs are not sufficient for board matching, the match can be further
2282 * constrained by a string that has to be present in the DMI database for
Uwe Hermann4e3d0b32010-03-25 23:18:41 +00002283 * the baseboard or the system entry. The pattern is matched by case sensitive
Michael Karcher6701ee82010-01-20 14:14:11 +00002284 * substring match, unless it is anchored to the beginning (with a ^ in front)
2285 * or the end (with a $ at the end). Both anchors may be specified at the
2286 * same time to match the full field.
2287 *
Carl-Daniel Hailfinger7a788f52010-02-04 11:12:04 +00002288 * When a board is matched through DMI, the first and second main PCI IDs
2289 * and the first subsystem PCI ID have to match as well. If you specify the
2290 * first subsystem ID as 0x0:0x0, the DMI matching code expects that the
2291 * subsystem ID of that device is indeed zero.
2292 *
Luc Verhaegenc5210162009-04-20 12:38:17 +00002293 * The coreboot ids are used two fold. When running with a coreboot firmware,
2294 * the ids uniquely matches the coreboot board identification string. When a
2295 * legacy bios is installed and when autodetection is not possible, these ids
Carl-Daniel Hailfinger2d927fb2012-01-04 00:48:27 +00002296 * can be used to identify the board through the -p internal:mainboard=
2297 * programmer parameter.
Luc Verhaegenc5210162009-04-20 12:38:17 +00002298 *
2299 * When a board is identified through its coreboot ids (in both cases), the
2300 * main pci ids are still required to match, as a safeguard.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002301 */
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002302
Uwe Hermanndeeebe22009-05-08 16:23:34 +00002303/* Please keep this list alphabetically ordered by vendor/board name. */
Carl-Daniel Hailfinger97d5b122011-08-31 16:19:50 +00002304const struct board_match board_matches[] = {
Uwe Hermann5ab88892009-06-21 20:50:22 +00002305
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002306 /* first pci-id set [4], second pci-id set [4], dmi identifier, coreboot id [2], phase, vendor name, board name max_rom_... OK? flash enable */
Carl-Daniel Hailfingercceafa22010-05-26 01:45:41 +00002307#if defined(__i386__) || defined(__x86_64__)
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002308 {0x10DE, 0x0547, 0x147B, 0x1C2F, 0x10DE, 0x0548, 0x147B, 0x1C2F, NULL, NULL, NULL, P3, "abit", "AN-M2", 0, NT, nvidia_mcp_gpio2_raise},
Christoph Grenzd13a3942011-10-21 13:20:11 +00002309 {0x1106, 0x0282, 0x147B, 0x1415, 0x1106, 0x3227, 0x147B, 0x1415, "^AV8 ", NULL, NULL, P3, "abit", "AV8", 0, OK, board_abit_av8},
Stefan Tauner2c5b65e2013-10-26 17:02:03 +00002310 {0x8086, 0x7190, 0, 0, 0x8086, 0x7110, 0, 0, NULL /* "^I440BX-W977$" */, "abit", "bf6", P3, "abit", "BF6", 0, OK, intel_piix4_gpo26_lower},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002311 {0x8086, 0x7190, 0, 0, 0x8086, 0x7110, 0, 0, "^i440BX-W977 (BM6)$", NULL, NULL, P3, "abit", "BM6", 0, OK, intel_piix4_gpo26_lower},
2312 {0x8086, 0x24d3, 0x147b, 0x1014, 0x8086, 0x2578, 0x147b, 0x1014, NULL, NULL, NULL, P3, "abit", "IC7", 0, NT, intel_ich_gpio23_raise},
2313 {0x8086, 0x2930, 0x147b, 0x1084, 0x11ab, 0x4364, 0x147b, 0x1084, NULL, NULL, NULL, P3, "abit", "IP35", 0, OK, intel_ich_gpio16_raise},
2314 {0x8086, 0x2930, 0x147b, 0x1083, 0x10ec, 0x8167, 0x147b, 0x1083, NULL, NULL, NULL, P3, "abit", "IP35 Pro", 0, OK, intel_ich_gpio16_raise},
Stefan Tauner24c38df2012-08-11 02:33:20 +00002315 {0x10de, 0x0050, 0x147b, 0x1c1a, 0x10de, 0x0052, 0x147b, 0x1c1a, NULL, NULL, NULL, P3, "abit", "KN8 Ultra", 0, NT, nvidia_mcp_gpio2_lower},
Stefan Tauner74dc73f2015-03-01 22:04:38 +00002316 {0x10de, 0x0369, 0x147b, 0x1c20, 0x10de, 0x0360, 0x147b, 0x1c20, "^KN9(NF-MCP55 series)$", NULL, NULL, P3, "abit", "KN9 Ultra", 0, OK, nvidia_mcp_gpio2_lower},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002317 {0x10de, 0x01e0, 0x147b, 0x1c00, 0x10de, 0x0060, 0x147B, 0x1c00, NULL, NULL, NULL, P3, "abit", "NF7-S", 0, OK, nvidia_mcp_gpio8_raise},
Paul Menzelac427b22012-02-16 21:07:07 +00002318 {0x10de, 0x02f0, 0x147b, 0x1c26, 0x10de, 0x0260, 0x147b, 0x1c26, NULL, NULL, NULL, P3, "abit", "NF-M2 nView", 0, OK, nvidia_mcp_gpio4_lower},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002319 {0x1106, 0x0691, 0, 0, 0x1106, 0x3057, 0, 0, "(VA6)$", NULL, NULL, P3, "abit", "VA6", 0, OK, via_apollo_gpo4_lower},
2320 {0x1106, 0x0691, 0, 0, 0x1106, 0x3057, 0, 0, NULL, "abit", "vt6x4", P3, "abit", "VT6X4", 0, OK, via_apollo_gpo4_lower},
2321 {0x105a, 0x0d30, 0x105a, 0x4d33, 0x8086, 0x1130, 0x8086, 0, NULL, NULL, NULL, P3, "Acorp", "6A815EPD", 0, OK, board_acorp_6a815epd},
Stefan Tauner24c38df2012-08-11 02:33:20 +00002322 {0x1022, 0x746B, 0, 0, 0x1022, 0x7460, 0, 0, NULL, "AGAMI", "ARUMA", P3, "agami", "Aruma", 0, OK, w83627hf_gpio24_raise_2e},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002323 {0x1106, 0x3177, 0x17F2, 0x3177, 0x1106, 0x3148, 0x17F2, 0x3148, NULL, NULL, NULL, P3, "Albatron", "PM266A Pro", 0, OK, w836xx_memw_enable_2e},
2324 {0x1022, 0x2090, 0, 0, 0x1022, 0x2080, 0, 0, NULL, "artecgroup", "dbe61", P3, "Artec Group", "DBE61", 0, OK, board_artecgroup_dbe6x},
2325 {0x1022, 0x2090, 0, 0, 0x1022, 0x2080, 0, 0, NULL, "artecgroup", "dbe62", P3, "Artec Group", "DBE62", 0, OK, board_artecgroup_dbe6x},
Stefan Taunerc6782182012-01-19 17:50:32 +00002326 {0x8086, 0x27b9, 0xa0a0, 0x0632, 0x8086, 0x27da, 0xa0a0, 0x0632, NULL, NULL, NULL, P3, "AOpen", "i945GMx-VFX", 0, OK, intel_ich_gpio38_raise},
Luc Verhaegen3f7e3412018-03-28 12:31:22 +02002327 {0x8086, 0x2a00, 0xa0a0, 0x063e, 0x8086, 0x2815, 0xa0a0, 0x063e, NULL, NULL, NULL, P3, "AOpen", "i965GMt-LA", 0, OK, intel_ich_gpio20_raise},
Joshua Roys7225ccd2011-05-18 01:32:16 +00002328 {0x8086, 0x277c, 0xa0a0, 0x060b, 0x8086, 0x27da, 0xa0a0, 0x060b, NULL, NULL, NULL, P3, "AOpen", "i975Xa-YDG", 0, OK, board_aopen_i975xa_ydg},
Arthur Heymanscd8329f2017-03-22 17:50:43 +01002329 {0x8086, 0x27A0, 0x8086, 0x7270, 0x8086, 0x27B9, 0x8086, 0x7270, "^iMac5,2$", NULL, NULL, P2, "Apple", "iMac5,2", 0, OK, p2_whitelist_laptop},
Stefan Taunerc2eec2c2014-05-03 21:33:01 +00002330 {0x8086, 0x27A0, 0x8086, 0x7270, 0x8086, 0x27B9, 0x8086, 0x7270, "^MacBook2,1$", NULL, NULL, P2, "Apple", "MacBook2,1", 0, OK, p2_whitelist_laptop},
Joshua Roysea3aed02011-11-16 22:08:11 +00002331 {0x8086, 0x27b8, 0x1849, 0x27b8, 0x8086, 0x27da, 0x1849, 0x27da, "^ConRoeXFire-eSATA2", NULL, NULL, P3, "ASRock", "ConRoeXFire-eSATA2", 0, OK, intel_ich_gpio16_raise},
Stefan Tauner463dd692013-08-08 12:00:19 +00002332 {0x1022, 0x1536, 0x1849, 0x1536, 0x1022, 0x780e, 0x1849, 0x780e, "^Kabini CRB$", NULL, NULL, P2, "ASRock", "IMB-A180(-H)", 0, OK, p2_not_a_laptop},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002333 {0x1039, 0x0741, 0x1849, 0x0741, 0x1039, 0x5513, 0x1849, 0x5513, "^K7S41 $", NULL, NULL, P3, "ASRock", "K7S41", 0, OK, w836xx_memw_enable_2e},
Pawel Rozanski1d233072011-06-19 16:52:48 +00002334 {0x1039, 0x0741, 0x1849, 0x0741, 0x1039, 0x5513, 0x1849, 0x5513, "^K7S41GX$", NULL, NULL, P3, "ASRock", "K7S41GX", 0, OK, w836xx_memw_enable_2e},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002335 {0x8086, 0x24D4, 0x1849, 0x24D0, 0x8086, 0x24D5, 0x1849, 0x9739, NULL, NULL, NULL, P3, "ASRock", "P4i65GV", 0, OK, intel_ich_gpio23_raise},
2336 {0x8086, 0x2570, 0x1849, 0x2570, 0x8086, 0x24d3, 0x1849, 0x24d0, NULL, NULL, NULL, P3, "ASRock", "775i65G", 0, OK, intel_ich_gpio23_raise},
Joshua Roys8ca42552011-11-19 19:31:17 +00002337 {0x10DE, 0x0060, 0x1043, 0x80AD, 0x10DE, 0x01E0, 0x1043, 0x80C0, NULL, NULL, NULL, P3, "ASUS", "A7N8X-VM/400", 0, OK, it8712f_gpio12_raise},
Joshua Roysa2f37222011-11-14 13:00:12 +00002338 {0x1106, 0x3189, 0x1043, 0x807F, 0x1106, 0x3065, 0x1043, 0x80ED, NULL, NULL, NULL, P3, "ASUS", "A7V600-X", 0, OK, it8712f_gpio31_raise},
François Revol495fc2c2014-03-14 08:10:02 +00002339 {0x1106, 0x3177, 0x1043, 0x80F9, 0x1106, 0x3205, 0x1043, 0x80F9, NULL, NULL, NULL, P3, "ASUS", "A7V8X-MX", 0, OK, w836xx_memw_enable_2e},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002340 {0x1106, 0x3177, 0x1043, 0x80A1, 0x1106, 0x3205, 0x1043, 0x8118, NULL, NULL, NULL, P3, "ASUS", "A7V8X-MX SE", 0, OK, w836xx_memw_enable_2e},
2341 {0x1106, 0x3189, 0x1043, 0x807F, 0x1106, 0x3177, 0x1043, 0x808C, NULL, NULL, NULL, P3, "ASUS", "A7V8X", 0, OK, it8703f_gpio51_raise},
2342 {0x1106, 0x3099, 0x1043, 0x807F, 0x1106, 0x3147, 0x1043, 0x808C, NULL, NULL, NULL, P3, "ASUS", "A7V333", 0, OK, it8703f_gpio51_raise},
Joshua Roysa2f37222011-11-14 13:00:12 +00002343 {0x1106, 0x3189, 0x1043, 0x807F, 0x1106, 0x3177, 0x1043, 0x80A1, NULL, NULL, NULL, P3, "ASUS", "A7V8X-X", 0, OK, it8712f_gpio31_raise},
Stefan Taunerf0bcfa52011-05-17 13:31:55 +00002344 {0x1002, 0x4372, 0x103c, 0x2a26, 0x1002, 0x4377, 0x103c, 0x2a26, NULL, NULL, NULL, P3, "ASUS", "A8AE-LE", 0, OK, amd_sbxxx_gpio9_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002345 {0x8086, 0x27A0, 0x1043, 0x1287, 0x8086, 0x27DF, 0x1043, 0x1287, "^A8J", NULL, NULL, P3, "ASUS", "A8Jm", 0, NT, intel_ich_gpio34_raise},
Stefan Taunera9cbbac2011-08-07 13:17:20 +00002346 {0x10DE, 0x0260, 0x103C, 0x2A34, 0x10DE, 0x0264, 0x103C, 0x2A34, "NODUSM3", NULL, NULL, P3, "ASUS", "A8M2N-LA (NodusM3-GL8E)", 0, OK, nvidia_mcp_gpio0_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002347 {0x10DE, 0x0260, 0x103c, 0x2a3e, 0x10DE, 0x0264, 0x103c, 0x2a3e, "NAGAMI2L", NULL, NULL, P3, "ASUS", "A8N-LA (Nagami-GL8E)", 0, OK, nvidia_mcp_gpio0_raise},
Stefan Taunerff80e682011-07-20 16:34:18 +00002348 {0x10de, 0x0264, 0x1043, 0x81bc, 0x10de, 0x02f0, 0x1043, 0x81cd, NULL, NULL, NULL, P3, "ASUS", "A8N-VM CSM", 0, OK, w83627ehf_gpio22_raise_2e},
Stefan Tauner98546c92012-11-05 12:20:29 +00002349 {0x8086, 0x65c0, 0x1043, 0x8301, 0x8086, 0x2916, 0x1043, 0x82a6, "^DSAN-DX$", NULL, NULL, P3, "ASUS", "DSAN-DX", 0, NT, intel_ich_gpio32_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002350 {0x10DE, 0x0264, 0x1043, 0x81C0, 0x10DE, 0x0260, 0x1043, 0x81C0, NULL, NULL, NULL, P3, "ASUS", "M2NBP-VM CSM", 0, OK, nvidia_mcp_gpio0_raise},
2351 {0x1106, 0x1336, 0x1043, 0x80ed, 0x1106, 0x3288, 0x1043, 0x8249, NULL, NULL, NULL, P3, "ASUS", "M2V-MX", 0, OK, via_vt823x_gpio5_raise},
Joshua Roysc73e2812011-07-09 19:46:53 +00002352 {0x8086, 0x24cc, 0, 0, 0x8086, 0x24c3, 0x1043, 0x1869, "^M6Ne$", NULL, NULL, P3, "ASUS", "M6Ne", 0, NT, intel_ich_gpio43_raise},
Joshua Roysd708fad2012-02-17 14:51:15 +00002353 {0x8086, 0x7180, 0, 0, 0x8086, 0x7110, 0, 0, "^OPLX-M$", NULL, NULL, P3, "ASUS", "OPLX-M", 0, NT, intel_piix4_gpo18_lower},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002354 {0x8086, 0x7190, 0, 0, 0x8086, 0x7110, 0, 0, "^P2B-N$", NULL, NULL, P3, "ASUS", "P2B-N", 0, OK, intel_piix4_gpo18_lower},
2355 {0x8086, 0x1A30, 0x1043, 0x8025, 0x8086, 0x244B, 0x104D, 0x80F0, NULL, NULL, NULL, P3, "ASUS", "P4B266-LM", 0, OK, intel_ich_gpio21_raise},
2356 {0x8086, 0x1a30, 0x1043, 0x8070, 0x8086, 0x244b, 0x1043, 0x8028, NULL, NULL, NULL, P3, "ASUS", "P4B266", 0, OK, intel_ich_gpio22_raise},
2357 {0x8086, 0x1A30, 0x1043, 0x8088, 0x8086, 0x24C3, 0x1043, 0x8089, NULL, NULL, NULL, P3, "ASUS", "P4B533-E", 0, NT, intel_ich_gpio22_raise},
Joshua Roysa5f5a152011-11-15 08:08:15 +00002358 {0x8086, 0x2560, 0x103C, 0x2A00, 0x8086, 0x24C3, 0x103C, 0x2A01, "^Guppy", NULL, NULL, P3, "ASUS", "P4GV-LA (Guppy)", 0, OK, intel_ich_gpio21_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002359 {0x8086, 0x24D3, 0x1043, 0x80A6, 0x8086, 0x2578, 0x1043, 0x80F6, NULL, NULL, NULL, P3, "ASUS", "P4C800-E Deluxe", 0, OK, intel_ich_gpio21_raise},
2360 {0x8086, 0x2570, 0x1043, 0x80F2, 0x8086, 0x24D5, 0x1043, 0x80F3, NULL, NULL, NULL, P3, "ASUS", "P4P800", 0, NT, intel_ich_gpio21_raise},
Stefan Taunereb582572012-09-21 12:52:50 +00002361 {0x8086, 0x2570, 0x1043, 0x80f2, 0x8086, 0x24d3, 0x1043, 0x80a6, "^P4P800-E$", NULL, NULL, P3, "ASUS", "P4P800-E Deluxe", 0, OK, intel_ich_gpio21_raise},
2362 {0x8086, 0x2570, 0x1043, 0x80a5, 0x8086, 0x24d3, 0x1043, 0x80a6, "^P4P800-VM$", NULL, NULL, P3, "ASUS", "P4P800-VM", 0, OK, intel_ich_gpio21_raise},
2363 {0x8086, 0x2570, 0x1043, 0x80f2, 0x8086, 0x24d3, 0x1043, 0x80a6, "^P4P800-X$", NULL, NULL, P3, "ASUS", "P4P800-X", 0, OK, intel_ich_gpio21_raise},
Stefan Taunerd3b98fb2013-03-04 01:41:56 +00002364 {0x8086, 0x2570, 0x1043, 0x80b2, 0x8086, 0x24c3, 0x1043, 0x8089, "^P4PE-X/TE$",NULL, NULL, P3, "ASUS", "P4PE-X/TE", 0, NT, intel_ich_gpio21_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002365 {0x1039, 0x0651, 0x1043, 0x8081, 0x1039, 0x0962, 0, 0, NULL, NULL, NULL, P3, "ASUS", "P4SC-E", 0, OK, it8707f_write_enable_2e},
2366 {0x8086, 0x2570, 0x1043, 0x80A5, 0x105A, 0x24D3, 0x1043, 0x80A6, NULL, NULL, NULL, P3, "ASUS", "P4SD-LA", 0, NT, intel_ich_gpio32_raise},
2367 {0x1039, 0x0661, 0x1043, 0x8113, 0x1039, 0x5513, 0x1043, 0x8087, NULL, NULL, NULL, P3, "ASUS", "P4S800-MX", 512, OK, w836xx_memw_enable_2e},
2368 {0x10B9, 0x1541, 0, 0, 0x10B9, 0x1533, 0, 0, "^P5A$", "asus", "p5a", P3, "ASUS", "P5A", 0, OK, board_asus_p5a},
Stefan Tauner027e0182012-05-02 19:48:21 +00002369 {0x8086, 0x27b8, 0x1043, 0x819e, 0x8086, 0x29f0, 0x1043, 0x82a5, "^P5BV-R$", NULL, NULL, P3, "ASUS", "P5BV-R", 0, OK, intel_ich_gpio20_raise},
Stefan Taunera4f14472011-10-22 22:01:09 +00002370 {0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x814e, "^P5GD1 PRO$", NULL, NULL, P3, "ASUS", "P5GD1 Pro", 0, OK, intel_ich_gpio21_raise},
2371 {0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x814e, "^P5GD1-VM$", NULL, NULL, P3, "ASUS", "P5GD1-VM/S", 0, OK, intel_ich_gpio21_raise},
2372 {0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x814e, NULL, NULL, NULL, P3, "ASUS", "P5GD1(-VM)", 0, NT, intel_ich_gpio21_raise},
Joshua Roys1fd4f9e2011-08-11 05:47:32 +00002373 {0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x813d, "^P5GD2-Premium$", NULL, NULL, P3, "ASUS", "P5GD2 Premium", 0, OK, intel_ich_gpio21_raise},
Stefan Taunerd94d25d2012-07-28 03:17:15 +00002374 {0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x81a6, "^P5GD2-X$", NULL, NULL, P3, "ASUS", "P5GD2-X", 0, OK, intel_ich_gpio21_raise},
Stefan Taunera4f14472011-10-22 22:01:09 +00002375 {0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x813d, "^P5GDC-V$", NULL, NULL, P3, "ASUS", "P5GDC-V Deluxe", 0, OK, intel_ich_gpio21_raise},
2376 {0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x813d, "^P5GDC$", NULL, NULL, P3, "ASUS", "P5GDC Deluxe", 0, OK, intel_ich_gpio21_raise},
2377 {0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x813d, NULL, NULL, NULL, P3, "ASUS", "P5GD2/C variants", 0, NT, intel_ich_gpio21_raise},
Michael Karcher14ab8d42011-08-25 14:06:50 +00002378 {0x8086, 0x27b8, 0x103c, 0x2a22, 0x8086, 0x2770, 0x103c, 0x2a22, "^LITHIUM$", NULL, NULL, P3, "ASUS", "P5LP-LE (Lithium-UL8E)",0, OK, intel_ich_gpio34_raise},
2379 {0x8086, 0x27b8, 0x1043, 0x2a22, 0x8086, 0x2770, 0x1043, 0x2a22, "^P5LP-LE$", NULL, NULL, P3, "ASUS", "P5LP-LE (Epson OEM)", 0, OK, intel_ich_gpio34_raise},
Stefan Tauner6697f712014-08-06 15:09:15 +00002380 {0x8086, 0x27da, 0x1043, 0x8179, 0x8086, 0x27b8, 0x1043, 0x8179, "^P5LD2$", NULL, NULL, P3, "ASUS", "P5LD2", 0, OK, intel_ich_gpio16_raise},
Dima Veselov9d8f53d2014-07-14 18:04:15 +00002381 {0x8086, 0x27da, 0x1043, 0x8179, 0x8086, 0x27b0, 0x1043, 0x8179, "^P5LD2-MQ$", NULL, NULL, P3, "ASUS", "P5LD2-MQ", 0, OK, intel_ich_gpio16_raise},
Stefan Tauner5c316f92015-02-08 21:57:52 +00002382 {0x8086, 0x27da, 0x1043, 0x8179, 0x8086, 0x27b8, 0x1043, 0x8179, "^P5LD2-VM$", NULL, NULL, P3, "ASUS", "P5LD2-VM", 0, OK, intel_ich_gpio16_raise},
Stefan Tauner309dd2c2013-11-21 15:59:52 +00002383 {0x8086, 0x27b0, 0x1043, 0x8179, 0x8086, 0x2770, 0x1043, 0x817a, "^P5LD2-VM DH$", NULL, NULL, P3, "ASUS", "P5LD2-VM DH", 0, OK, intel_ich_gpio16_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002384 {0x10DE, 0x0030, 0x1043, 0x818a, 0x8086, 0x100E, 0x1043, 0x80EE, NULL, NULL, NULL, P3, "ASUS", "P5ND2-SLI Deluxe", 0, OK, nvidia_mcp_gpio10_raise},
Joshua Roysa2f37222011-11-14 13:00:12 +00002385 {0x10DE, 0x0260, 0x1043, 0x81BC, 0x10DE, 0x026C, 0x1043, 0x829E, "^P5N-D$", NULL, NULL, P3, "ASUS", "P5N-D", 0, OK, it8718f_gpio63_raise},
2386 {0x10DE, 0x0260, 0x1043, 0x81BC, 0x10DE, 0x026C, 0x1043, 0x8249, "^P5N-E SLI$",NULL, NULL, P3, "ASUS", "P5N-E SLI", 0, NT, it8718f_gpio63_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002387 {0x8086, 0x24dd, 0x1043, 0x80a6, 0x8086, 0x2570, 0x1043, 0x8157, NULL, NULL, NULL, P3, "ASUS", "P5PE-VM", 0, OK, intel_ich_gpio21_raise},
Stefan Taunereb582572012-09-21 12:52:50 +00002388 {0x8086, 0x2443, 0x1043, 0x8027, 0x8086, 0x1130, 0x1043, 0x8027, "^CUSL2-C", NULL, NULL, P3, "ASUS", "CUSL2-C", 0, OK, intel_ich_gpio21_raise},
2389 {0x8086, 0x2443, 0x1043, 0x8027, 0x8086, 0x1130, 0x1043, 0x8027, "^TUSL2-C", NULL, NULL, P3, "ASUS", "TUSL2-C", 0, NT, intel_ich_gpio21_raise},
Stefan Tauner23e10b82016-01-23 16:16:49 +00002390 {0x1022, 0x780E, 0x1043, 0x1437, 0x1022, 0x780B, 0x1043, 0x1437, "^U38N$", NULL, NULL, P2, "ASUS", "U38N", 0, OK, p2_whitelist_laptop},
Corey Osgoodcbd56652013-09-10 10:42:48 +00002391 {0x1106, 0x3059, 0x1106, 0x4161, 0x1106, 0x3065, 0x1106, 0x0102, NULL, NULL, NULL, P3, "Bcom/Clientron", "WinNET P680", 0, OK, w836xx_memw_enable_2e},
Stefan Taunereb582572012-09-21 12:52:50 +00002392 {0x1106, 0x3177, 0x1106, 0x3177, 0x1106, 0x3116, 0x1106, 0x3116, "^KM266-8235$", "biostar", "m7viq", P3, "Biostar", "M7VIQ", 0, NT, w83697xx_memw_enable_2e},
Stefan Tauner23e10b82016-01-23 16:16:49 +00002393 {0x8086, 0x283e, 0x1028, 0x01f9, 0x8086, 0x2a01, 0, 0, "^Latitude D630", NULL, NULL, P2, "Dell", "Latitude D630", 0, OK, p2_whitelist_laptop},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002394 {0x10b7, 0x9055, 0x1028, 0x0082, 0x8086, 0x7190, 0, 0, NULL, NULL, NULL, P3, "Dell", "OptiPlex GX1", 0, OK, intel_piix4_gpo30_lower},
2395 {0x8086, 0x3590, 0x1028, 0x016c, 0x1000, 0x0030, 0x1028, 0x016c, NULL, NULL, NULL, P3, "Dell", "PowerEdge 1850", 0, OK, intel_ich_gpio23_raise},
Tadas Slotkus3dcdc032012-08-25 03:53:12 +00002396 {0x1106, 0x3189, 0x1106, 0x3189, 0x1106, 0x3177, 0x1106, 0x3177, "^AD77", "dfi", "ad77", P3, "DFI", "AD77", 0, NT, w836xx_memw_enable_2e},
Stefan Taunere34e3e82013-01-01 00:06:51 +00002397 {0x1039, 0x6325, 0x1019, 0x0f05, 0x1039, 0x0016, 0, 0, NULL, NULL, NULL, P2, "Elitegroup", "A928", 0, OK, p2_whitelist_laptop},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002398 {0x10de, 0x03ea, 0x1019, 0x2602, 0x10de, 0x03e0, 0x1019, 0x2602, NULL, NULL, NULL, P3, "Elitegroup", "GeForce6100SM-M", 0, OK, board_ecs_geforce6100sm_m},
2399 {0x1106, 0x3038, 0x1019, 0x0996, 0x1106, 0x3177, 0x1019, 0x0996, NULL, NULL, NULL, P3, "Elitegroup", "K7VTA3", 256, OK, NULL},
2400 {0x1106, 0x3177, 0x1106, 0x3177, 0x1106, 0x3059, 0x1695, 0x3005, NULL, NULL, NULL, P3, "EPoX", "EP-8K5A2", 0, OK, w836xx_memw_enable_2e},
Stefan Tauneraf4b1582011-08-06 16:16:33 +00002401 {0x10DE, 0x005E, 0x1695, 0x1010, 0x10DE, 0x0050, 0x1695, 0x1010, "8NPA7I", NULL, NULL, P3, "EPoX", "EP-8NPA7I", 0, OK, nvidia_mcp_gpio4_raise},
2402 {0x10DE, 0x005E, 0x1695, 0x1010, 0x10DE, 0x0050, 0x1695, 0x1010, "9NPA7I", NULL, NULL, P3, "EPoX", "EP-9NPA7I", 0, OK, nvidia_mcp_gpio4_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002403 {0x10EC, 0x8139, 0x1695, 0x9001, 0x11C1, 0x5811, 0x1695, 0x9015, NULL, NULL, NULL, P3, "EPoX", "EP-8RDA3+", 0, OK, nvidia_mcp_gpio31_raise},
2404 {0x8086, 0x7110, 0, 0, 0x8086, 0x7190, 0, 0, NULL, "epox", "ep-bx3", P3, "EPoX", "EP-BX3", 0, NT, intel_piix4_gpo22_raise},
2405 {0x10de, 0x02f0, 0x105b, 0x0d01, 0x10de, 0x0264, 0x105b, 0x0d01, NULL, NULL, NULL, P3, "Foxconn", "6150K8MD-8EKRSH", 0, NT, nvidia_mcp_gpio2_raise},
Stefan Tauner23e10b82016-01-23 16:16:49 +00002406 {0x8086, 0x2A40, 0x1734, 0x1148, 0x8086, 0x2930, 0x1734, 0x1148, "^XY680", NULL, NULL, P2, "Fujitsu", "Amilo Xi 3650", 0, OK, p2_whitelist_laptop},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002407 {0x8086, 0x2443, 0x8086, 0x2442, 0x8086, 0x1130, 0x8086, 0x1130, "^6IEM ", NULL, NULL, P3, "GIGABYTE", "GA-6IEM", 0, NT, intel_ich_gpio25_raise},
2408 {0x1106, 0x0686, 0x1106, 0x0686, 0x1106, 0x3058, 0x1458, 0xa000, NULL, NULL, NULL, P3, "GIGABYTE", "GA-7ZM", 512, OK, NULL},
Joshua Roys9d9a1042011-06-13 16:59:01 +00002409 {0x8086, 0x2570, 0x1458, 0x2570, 0x8086, 0x24d0, 0, 0, "^8IP775/-G$",NULL, NULL, P3, "GIGABYTE", "GA-8IP775", 0, OK, intel_ich_gpio32_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002410 {0x8086, 0x244b, 0x8086, 0x2442, 0x8086, 0x2445, 0x1458, 0xa002, NULL, NULL, NULL, P3, "GIGABYTE", "GA-8IRML", 0, OK, intel_ich_gpio25_raise},
2411 {0x8086, 0x24c3, 0x1458, 0x24c2, 0x8086, 0x24cd, 0x1458, 0x5004, NULL, NULL, NULL, P3, "GIGABYTE", "GA-8PE667 Ultra 2", 0, OK, intel_ich_gpio32_raise},
Stefan Tauner7fbbbb82014-11-30 22:31:12 +00002412 {0x1039, 0x0650, 0x1039, 0x0650, 0x1039, 0x7012, 0x1458, 0xA002, "^GA-8SIMLFS20$", NULL, NULL, P3, "GIGABYTE", "GA-8SIMLFS 2.0", 0, OK, sis_gpio0_raise_and_w836xx_memw},
Stefan Tauner716e0982011-07-25 20:38:52 +00002413 {0x1039, 0x0651, 0x1039, 0x0651, 0x1039, 0x7002, 0x1458, 0x5004, "^GA-8SIMLH$",NULL, NULL, P3, "GIGABYTE", "GA-8SIMLH", 0, OK, sis_gpio0_raise_and_w836xx_memw},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002414 {0x10DE, 0x02F1, 0x1458, 0x5000, 0x10DE, 0x0261, 0x1458, 0x5001, NULL, NULL, NULL, P3, "GIGABYTE", "GA-K8N51GMF", 0, OK, nvidia_mcp_gpio3b_raise},
2415 {0x10DE, 0x026C, 0x1458, 0xA102, 0x10DE, 0x0260, 0x1458, 0x5001, NULL, NULL, NULL, P3, "GIGABYTE", "GA-K8N51GMF-9", 0, OK, nvidia_mcp_gpio3b_raise},
Stefan Tauner23e10b82016-01-23 16:16:49 +00002416 {0x10DE, 0x00E4, 0x1458, 0x0C11, 0x10DE, 0x00E0, 0x1458, 0x0C11, NULL, NULL, NULL, P3, "GIGABYTE", "GA-K8NS", 0, OK, nvidia_mcp_gpio0a_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002417 {0x10DE, 0x0050, 0x1458, 0x0C11, 0x10DE, 0x005e, 0x1458, 0x5000, NULL, NULL, NULL, P3, "GIGABYTE", "GA-K8N-SLI", 0, OK, nvidia_mcp_gpio21_raise},
Idwer Volleringd8a00a02011-06-13 16:58:54 +00002418 {0x8086, 0x2415, 0x103c, 0x1250, 0x10b7, 0x9200, 0x103c, 0x1247, NULL, NULL, NULL, P3, "HP", "e-Vectra P2706T", 0, OK, board_hp_p2706t},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002419 {0x1166, 0x0223, 0x103c, 0x320d, 0x14e4, 0x1678, 0x103c, 0x703e, NULL, "hp", "dl145_g3", P3, "HP", "ProLiant DL145 G3", 0, OK, board_hp_dl145_g3_enable},
2420 {0x1166, 0x0223, 0x103c, 0x320d, 0x14e4, 0x1648, 0x103c, 0x310f, NULL, "hp", "dl165_g6", P3, "HP", "ProLiant DL165 G6", 0, OK, board_hp_dl165_g6_enable},
2421 {0x8086, 0x2580, 0x103c, 0x2a08, 0x8086, 0x2640, 0x103c, 0x2a0a, NULL, NULL, NULL, P3, "HP", "Puffer2-UL8E", 0, OK, intel_ich_gpio18_raise},
Idwer Volleringd8a00a02011-06-13 16:58:54 +00002422 {0x8086, 0x2415, 0x103c, 0x1249, 0x10b7, 0x9200, 0x103c, 0x1246, NULL, NULL, NULL, P3, "HP", "Vectra VL400", 0, OK, board_hp_vl400},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002423 {0x8086, 0x1a30, 0x103c, 0x1a30, 0x8086, 0x2443, 0x103c, 0x2440, "^VL420$", NULL, NULL, P3, "HP", "Vectra VL420 SFF", 0, OK, intel_ich_gpio22_raise},
2424 {0x10de, 0x0369, 0x103c, 0x12fe, 0x10de, 0x0364, 0x103c, 0x12fe, NULL, "hp", "xw9400", P3, "HP", "xw9400", 0, OK, nvidia_mcp_gpio5_raise},
2425 {0x8086, 0x27A0, 0, 0, 0x8086, 0x27B9, 0, 0, NULL, "ibase", "mb899", P3, "IBASE", "MB899", 0, OK, intel_ich_gpio26_raise},
2426 {0x1166, 0x0205, 0x1014, 0x0347, 0x1002, 0x515E, 0x1014, 0x0325, NULL, NULL, NULL, P3, "IBM", "x3455", 0, OK, board_ibm_x3455},
2427 {0x1039, 0x5513, 0x8086, 0xd61f, 0x1039, 0x6330, 0x8086, 0xd61f, NULL, NULL, NULL, P3, "Intel", "D201GLY", 0, OK, wbsio_check_for_spi},
Stefan Taunere34e3e82013-01-01 00:06:51 +00002428 {0x8086, 0x27b8, 0x8086, 0xd606, 0x8086, 0x2770, 0x8086, 0xd606, "^D945GCNL$", NULL, NULL, P2, "Intel", "D945GCNL", 0, OK, p2_not_a_laptop},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002429 {0x8086, 0x7190, 0, 0, 0x8086, 0x7110, 0, 0, "^SE440BX-2$", NULL, NULL, P3, "Intel", "SE440BX-2", 0, NT, intel_piix4_gpo27_lower},
Stefan Tauner24c38df2012-08-11 02:33:20 +00002430 {0x1022, 0x7468, 0, 0, 0x1022, 0x7460, 0, 0, NULL, "iwill", "dk8_htx", P3, "IWILL", "DK8-HTX", 0, OK, w83627hf_gpio24_raise_2e},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002431 {0x8086, 0x27A0, 0x8086, 0x27a0, 0x8086, 0x27b8, 0x8086, 0x27b8, NULL, "kontron", "986lcd-m", P3, "Kontron", "986LCD-M", 0, OK, board_kontron_986lcd_m},
Leah Rowe8c7e78b2018-01-26 00:57:10 +00002432 {0x8086, 0x2917, 0x17AA, 0x20F5, 0x8086, 0x2930, 0x17AA, 0x20F9, "^ThinkPad R400", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad R400", 0, OK, p2_whitelist_laptop},
Stefan Tauner23e10b82016-01-23 16:16:49 +00002433 {0x8086, 0x2917, 0x17AA, 0x20F5, 0x8086, 0x2930, 0x17AA, 0x20F9, "^ThinkPad T400", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad T400", 0, OK, p2_whitelist_laptop},
Leah Rowe8c7e78b2018-01-26 00:57:10 +00002434 {0x8086, 0x2917, 0x17AA, 0x20F5, 0x8086, 0x2930, 0x17AA, 0x20F9, "^ThinkPad T500", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad T500", 0, OK, p2_whitelist_laptop},
Stefan Tauner6697f712014-08-06 15:09:15 +00002435 {0x8086, 0x1E22, 0x17AA, 0x21F6, 0x8086, 0x1E55, 0x17AA, 0x21F6, "^ThinkPad T530", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad T530", 0, OK, p2_whitelist_laptop},
2436 {0x8086, 0x27a0, 0x17aa, 0x2015, 0x8086, 0x27b9, 0x17aa, 0x2009, "^ThinkPad T60", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad T60", 0, OK, p2_whitelist_laptop},
2437 {0x8086, 0x27a0, 0x17aa, 0x2017, 0x8086, 0x27b9, 0x17aa, 0x2009, "^ThinkPad T60", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad T60(s)", 0, OK, p2_whitelist_laptop},
Leah Rowe8c7e78b2018-01-26 00:57:10 +00002438 {0x8086, 0x2917, 0x17AA, 0x20F5, 0x8086, 0x2930, 0x17AA, 0x20F9, "^ThinkPad W500", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad W500", 0, OK, p2_whitelist_laptop},
Stefan Tauner23e10b82016-01-23 16:16:49 +00002439 {0x8086, 0x2917, 0x17AA, 0x20F5, 0x8086, 0x2930, 0x17AA, 0x20F9, "^ThinkPad X200", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad X200", 0, OK, p2_whitelist_laptop},
Arthur Heymans9891b752018-07-17 02:44:41 +02002440 {0x8086, 0x3B07, 0x17AA, 0x2166, 0x8086, 0x3B30, 0x17AA, 0x2167, "^ThinkPad X201", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad X201", 0, OK, p2_whitelist_laptop},
Arthur Heymans1d50abc2017-06-03 21:29:55 +02002441 {0x8086, 0x1C22, 0x17AA, 0x21DB, 0x8086, 0x1C4F, 0x17AA, 0x21DB, NULL, "lenovo", "x220", P2, "IBM/Lenovo", "ThinkPad X220", 0, OK, p2_whitelist_laptop},
Stefan Tauner6697f712014-08-06 15:09:15 +00002442 {0x8086, 0x1E22, 0x17AA, 0x21FA, 0x8086, 0x1E55, 0x17AA, 0x21FA, "^ThinkPad X230", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad X230", 0, OK, p2_whitelist_laptop},
2443 {0x8086, 0x27A0, 0x17AA, 0x2017, 0x8086, 0x27B9, 0x17AA, 0x2009, "^ThinkPad X60", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad X60(s)", 0, OK, p2_whitelist_laptop},
Leah Rowe8c7e78b2018-01-26 00:57:10 +00002444 {0x8086, 0x2917, 0x17AA, 0x20F5, 0x8086, 0x2930, 0x17AA, 0x20F9, "^Taurinus X200", "Libiquity", "Taurinus X200", P2, "Libiquity", "ThinkPad X200", 0, OK, p2_whitelist_laptop},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002445 {0x8086, 0x2411, 0x8086, 0x2411, 0x8086, 0x7125, 0x0e11, 0xb165, NULL, NULL, NULL, P3, "Mitac", "6513WU", 0, OK, board_mitac_6513wu},
Stefan Taunerd7d423b2012-10-20 09:13:16 +00002446 {0x8086, 0x8186, 0x8086, 0x8186, 0x8086, 0x8800, 0, 0, "^MSC Vertriebs GmbH$", NULL, NULL, P2, "MSC", "Q7-TCTC", 0, OK, p2_not_a_laptop},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002447 {0x8086, 0x7190, 0, 0, 0x8086, 0x7110, 0, 0, "^MS-6163 (i440BX)$", NULL, NULL, P3, "MSI", "MS-6163 (MS-6163 Pro)", 0, OK, intel_piix4_gpo14_raise},
Stefan Taunerc2eec2c2014-05-03 21:33:01 +00002448 {0x8086, 0x244b, 0x1462, 0x3910, 0x8086, 0x2442, 0x1462, 0x3910, NULL, NULL, NULL, P3, "MSI", "MS-6391 (845 Pro4)", 0, OK, intel_ich_gpio23_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002449 {0x1039, 0x0745, 0, 0, 0x1039, 0x0018, 0, 0, "^MS-6561", NULL, NULL, P3, "MSI", "MS-6561 (745 Ultra)", 0, OK, w836xx_memw_enable_2e},
Stefan Tauner0be072c2016-03-13 15:16:30 +00002450 {0x8086, 0x2560, 0x1462, 0x5770, 0x8086, 0x24C3, 0x1462, 0x5770, NULL, NULL, NULL, P3, "MSI", "MS-6577 (Xenon)", 0, OK, w83627hf_gpio25_raise_2e},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002451 {0x13f6, 0x0111, 0x1462, 0x5900, 0x1106, 0x3177, 0x1106, 0, NULL, NULL, NULL, P3, "MSI", "MS-6590 (KT4 Ultra)", 0, OK, board_msi_kt4v},
Stefan Tauner0be072c2016-03-13 15:16:30 +00002452 {0x1106, 0x0282, 0x1106, 0x0282, 0x1106, 0x3227, 0x1106, 0x3227, "^MS-7094$", NULL, NULL, P3, "MSI", "MS-7094 (K8T Neo2-F V2.0)", 0, OK, w83627thf_gpio44_raise_2e},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002453 {0x1106, 0x0571, 0x1462, 0x7120, 0x1106, 0x3065, 0x1462, 0x7120, NULL, NULL, NULL, P3, "MSI", "MS-6712 (KT4V)", 0, OK, board_msi_kt4v},
2454 {0x1106, 0x3148, 0 , 0 , 0x1106, 0x3177, 0 , 0 , NULL, "msi", "ms6787", P3, "MSI", "MS-6787 (P4MAM-V/P4MAM-L)", 0, OK, w836xx_memw_enable_2e},
Maciej Pijanka6add0942011-06-09 20:59:30 +00002455 {0x8086, 0x24d3, 0x1462, 0x7880, 0x8086, 0x2570, 0, 0, NULL, NULL, NULL, P3, "MSI", "MS-6788-040 (848P NeoV)", 0, OK, intel_ich_gpio32_raise},
Michael Karchera08d0f22011-07-25 17:25:24 +00002456 {0x1039, 0x7012, 0x1462, 0x0050, 0x1039, 0x6325, 0x1462, 0x0058, NULL, NULL, NULL, P3, "MSI", "MS-7005 (651M-L)", 0, OK, sis_gpio0_raise_and_w836xx_memw},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002457 {0x10DE, 0x00E0, 0x1462, 0x0250, 0x10DE, 0x00E1, 0x1462, 0x0250, NULL, NULL, NULL, P3, "MSI", "MS-7025 (K8N Neo2 Platinum)", 0, OK, nvidia_mcp_gpio0c_raise},
Stefan Tauner33366a02012-09-15 15:51:09 +00002458 {0x10DE, 0x00E0, 0x1462, 0x0300, 0x10DE, 0x00E1, 0x1462, 0x0300, NULL, NULL, NULL, P3, "MSI", "MS-7030 (K8N Neo Platinum)", 0, OK, nvidia_mcp_gpio0c_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002459 {0x8086, 0x2658, 0x1462, 0x7046, 0x1106, 0x3044, 0x1462, 0x046d, NULL, NULL, NULL, P3, "MSI", "MS-7046", 0, OK, intel_ich_gpio19_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002460 {0x1106, 0x3149, 0x1462, 0x7061, 0x1106, 0x3227, 0, 0, NULL, NULL, NULL, P3, "MSI", "MS-7061 (KM4M-V/KM4AM-V)", 0, OK, w836xx_memw_enable_2e},
Stefan Taunerc2eec2c2014-05-03 21:33:01 +00002461 {0x10DE, 0x005E, 0x1462, 0x7125, 0x10DE, 0x0052, 0x1462, 0x7125, NULL, NULL, NULL, P3, "MSI", "MS-7125 (K8N Neo4(-F/-FI/-FX/Platinum))", 0, OK, nvidia_mcp_gpio2_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002462 {0x10DE, 0x005E, 0x1462, 0x7135, 0x10DE, 0x0050, 0x1462, 0x7135, NULL, "msi", "k8n-neo3", P3, "MSI", "MS-7135 (K8N Neo3)", 0, OK, w83627thf_gpio44_raise_4e},
2463 {0x10DE, 0x0270, 0x1462, 0x7207, 0x10DE, 0x0264, 0x1462, 0x7207, NULL, NULL, NULL, P3, "MSI", "MS-7207 (K8NGM2-L)", 0, NT, nvidia_mcp_gpio2_raise},
Joshua Roys6e48a022012-06-29 23:07:14 +00002464 {0x10DE, 0x0360, 0x1462, 0x7250, 0x10DE, 0x0368, 0x1462, 0x7250, NULL, NULL, NULL, P3, "MSI", "MS-7250 (K9N SLI)", 0, OK, nvidia_mcp_gpio2_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002465 {0x1011, 0x0019, 0xaa55, 0xaa55, 0x8086, 0x7190, 0, 0, NULL, NULL, NULL, P3, "Nokia", "IP530", 0, OK, fdc37b787_gpio50_raise_3f0},
Stefan Taunerc2eec2c2014-05-03 21:33:01 +00002466 {0x8086, 0x3B30, 0x1025, 0x0379, 0x8086, 0x3B09, 0x1025, 0x0379, "^EasyNote LM85$", NULL, NULL, P2, "Packard Bell","EasyNote LM85", 0, OK, p2_whitelist_laptop},
Nico Huber31454232016-05-03 11:43:17 +02002467 {0x8086, 0x0154, 0x8086, 0x0154, 0x8086, 0x1e55, 0x8086, 0x1e55, "RV11$", "Roda", "Lizard RV11", P2, "Roda", "RV11", 0, OK, p2_whitelist_laptop},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002468 {0x8086, 0x24d3, 0x144d, 0xb025, 0x8086, 0x1050, 0x144d, 0xb025, NULL, NULL, NULL, P3, "Samsung", "Polaris 32", 0, OK, intel_ich_gpio21_raise},
2469 {0x1106, 0x3099, 0, 0, 0x1106, 0x3074, 0, 0, NULL, "shuttle", "ak31", P3, "Shuttle", "AK31", 0, OK, w836xx_memw_enable_2e},
2470 {0x1106, 0x3104, 0x1297, 0xa238, 0x1106, 0x3059, 0x1297, 0xc063, NULL, NULL, NULL, P3, "Shuttle", "AK38N", 256, OK, NULL},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002471 {0x1106, 0x3038, 0x0925, 0x1234, 0x1106, 0x3058, 0x15DD, 0x7609, NULL, NULL, NULL, P3, "Soyo", "SY-7VCA", 0, OK, via_apollo_gpo0_lower},
Joshua Roysb992d342011-11-02 14:31:18 +00002472 {0x10de, 0x0364, 0x108e, 0x6676, 0x10de, 0x0369, 0x108e, 0x6676, "^Sun Ultra 40 M2", NULL, NULL, P3, "Sun", "Ultra 40 M2", 0, OK, board_sun_ultra_40_m2},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002473 {0x1106, 0x3038, 0x0925, 0x1234, 0x1106, 0x0596, 0x1106, 0, NULL, NULL, NULL, P3, "Tekram", "P6Pro-A5", 256, OK, NULL},
2474 {0x1106, 0x3123, 0x1106, 0x3123, 0x1106, 0x3059, 0x1106, 0x4161, NULL, NULL, NULL, P3, "Termtek", "TK-3370 (Rev:2.5B)", 0, OK, w836xx_memw_enable_4e},
Michael Karcherbfd89a52012-02-12 00:13:14 +00002475 {0x8086, 0x7120, 0x109f, 0x3157, 0x8086, 0x2410, 0, 0, NULL, NULL, NULL, P3, "TriGem", "Anaheim-3", 0, OK, intel_ich_gpio22_raise},
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002476 {0x8086, 0x1076, 0x8086, 0x1176, 0x1106, 0x3059, 0x10f1, 0x2498, NULL, NULL, NULL, P3, "Tyan", "S2498 (Tomcat K7M)", 0, OK, w836xx_memw_enable_2e},
2477 {0x1106, 0x0259, 0x1106, 0xAA07, 0x1106, 0x3227, 0x1106, 0xAA07, NULL, NULL, NULL, P3, "VIA", "EPIA EK", 0, NT, via_vt823x_gpio9_raise},
2478 {0x1106, 0x3177, 0x1106, 0xAA01, 0x1106, 0x3123, 0x1106, 0xAA01, NULL, NULL, NULL, P3, "VIA", "EPIA M/MII/...", 0, OK, via_vt823x_gpio15_raise},
2479 {0x1106, 0x0259, 0x1106, 0x3227, 0x1106, 0x3065, 0x1106, 0x3149, NULL, NULL, NULL, P3, "VIA", "EPIA-N/NL", 0, OK, via_vt823x_gpio9_raise},
Carl-Daniel Hailfingercceafa22010-05-26 01:45:41 +00002480#endif
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002481 { 0, 0, 0, 0, 0, 0, 0, 0, NULL, NULL, NULL, P3, NULL, NULL, 0, NT, NULL}, /* end marker */
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002482};
2483
Stefan Tauner600576b2014-06-12 22:57:36 +00002484int selfcheck_board_enables(void)
2485{
2486 if (board_matches[ARRAY_SIZE(board_matches) - 1].vendor_name != NULL) {
2487 msg_gerr("Board enables table miscompilation!\n");
2488 return 1;
2489 }
2490
2491 int ret = 0;
2492 unsigned int i;
2493 for (i = 0; i < ARRAY_SIZE(board_matches) - 1; i++) {
2494 const struct board_match *b = &board_matches[i];
2495 if (b->vendor_name == NULL || b->board_name == NULL) {
2496 msg_gerr("ERROR: Board enable #%d does not define a vendor and board name.\n"
2497 "Please report a bug at flashrom@flashrom.org\n", i);
2498 ret = 1;
2499 continue;
2500 }
2501 if ((b->first_vendor == 0 || b->first_device == 0 ||
2502 b->second_vendor == 0 || b->second_device == 0) ||
2503 ((b->lb_vendor == NULL) ^ (b->lb_part == NULL)) ||
2504 (b->max_rom_decode_parallel == 0 && b->enable == NULL)) {
2505 msg_gerr("ERROR: Board enable for %s %s is misdefined.\n"
2506 "Please report a bug at flashrom@flashrom.org\n",
2507 b->vendor_name, b->board_name);
2508 ret = 1;
2509 }
2510 }
2511 return ret;
2512}
2513
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002514/* Parse the <vendor>:<board> string specified by the user as part of -p internal:mainboard=<vendor>:<board>.
2515 * Parameters vendor and model will be overwritten. Returns 0 on success.
2516 * Note: strtok modifies the original string, so we work on a copy and allocate memory for the results.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002517 */
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002518int board_parse_parameter(const char *boardstring, const char **vendor, const char **model)
2519{
2520 /* strtok may modify the original string. */
2521 char *tempstr = strdup(boardstring);
2522 char *tempstr2 = NULL;
2523 strtok(tempstr, ":");
2524 tempstr2 = strtok(NULL, ":");
2525 if (tempstr == NULL || tempstr2 == NULL) {
2526 free(tempstr);
2527 msg_pinfo("Please supply the board vendor and model name with the "
2528 "-p internal:mainboard=<vendor>:<model> option.\n");
2529 return 1;
2530 }
2531 *vendor = strdup(tempstr);
2532 *model = strdup(tempstr2);
2533 msg_pspew("-p internal:mainboard: vendor=\"%s\", model=\"%s\"\n", tempstr, tempstr2);
2534 free(tempstr);
2535 return 0;
2536}
2537
2538/*
2539 * Match boards on vendor and model name.
Stefan Tauner57f276f2015-01-24 15:16:14 +00002540 * The string parameters can come either from the coreboot table or the command line (i.e. the user).
2541 * The boolean needs to be set accordingly to compare them to the right entries of the board enables table.
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002542 * Require main PCI IDs to match too as extra safety.
Stefan Tauner57f276f2015-01-24 15:16:14 +00002543 * Parameters vendor and model must be non-NULL!
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002544 */
Stefan Tauner57f276f2015-01-24 15:16:14 +00002545static const struct board_match *board_match_name(const char *vendor, const char *model, bool cb)
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002546{
Carl-Daniel Hailfinger97d5b122011-08-31 16:19:50 +00002547 const struct board_match *board = board_matches;
2548 const struct board_match *partmatch = NULL;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002549
Uwe Hermanna93045c2009-05-09 00:47:04 +00002550 for (; board->vendor_name; board++) {
Stefan Tauner57f276f2015-01-24 15:16:14 +00002551 const char *cur_vendor = cb ? board->lb_vendor : board->vendor_name;
2552 const char *cur_model = cb ? board->lb_part : board->board_name;
2553
2554 if (!cur_vendor || strcasecmp(cur_vendor, vendor))
Uwe Hermanna7e05482007-05-09 10:17:44 +00002555 continue;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002556
Stefan Tauner57f276f2015-01-24 15:16:14 +00002557 if (!cur_model || strcasecmp(cur_model, model))
Uwe Hermanna7e05482007-05-09 10:17:44 +00002558 continue;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002559
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002560 if (!pci_dev_find(board->first_vendor, board->first_device)) {
2561 msg_pdbg("Odd. Board name \"%s\":\"%s\" matches, but first PCI device %04x:%04x "
2562 "doesn't.\n", vendor, model, board->first_vendor, board->first_device);
Uwe Hermanna7e05482007-05-09 10:17:44 +00002563 continue;
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002564 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002565
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002566 if (!pci_dev_find(board->second_vendor, board->second_device)) {
2567 msg_pdbg("Odd. Board name \"%s\":\"%s\" matches, but second PCI device %04x:%04x "
2568 "doesn't.\n", vendor, model, board->second_vendor, board->second_device);
Uwe Hermanna7e05482007-05-09 10:17:44 +00002569 continue;
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002570 }
Peter Stuge6b53fed2008-01-27 16:21:21 +00002571
2572 if (partmatch) {
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002573 /* More than one entry has a matching name. */
2574 msg_perr("Board name \"%s\":\"%s\" and PCI IDs matched more than one board enable "
2575 "entry. Please report a bug at flashrom@flashrom.org\n", vendor, model);
Peter Stuge6b53fed2008-01-27 16:21:21 +00002576 return NULL;
2577 }
2578 partmatch = board;
Uwe Hermanna7e05482007-05-09 10:17:44 +00002579 }
Uwe Hermann372eeb52007-12-04 21:49:06 +00002580
Peter Stuge6b53fed2008-01-27 16:21:21 +00002581 if (partmatch)
2582 return partmatch;
2583
Uwe Hermanna7e05482007-05-09 10:17:44 +00002584 return NULL;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002585}
2586
Uwe Hermann48ec1b12010-08-08 17:01:18 +00002587/*
Uwe Hermannffec5f32007-08-23 16:08:21 +00002588 * Match boards on PCI IDs and subsystem IDs.
Carl-Daniel Hailfinger97d5b122011-08-31 16:19:50 +00002589 * Second set of IDs can be either main+subsystem IDs, main IDs or no IDs.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002590 */
Richard Hughes93e16252018-12-19 11:54:47 +00002591static const struct board_match *board_match_pci_ids(enum board_match_phase phase)
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002592{
Carl-Daniel Hailfinger97d5b122011-08-31 16:19:50 +00002593 const struct board_match *board = board_matches;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002594
Uwe Hermanna93045c2009-05-09 00:47:04 +00002595 for (; board->vendor_name; board++) {
Michael Karcher2eab70d2010-02-04 10:58:50 +00002596 if ((!board->first_card_vendor || !board->first_card_device) &&
2597 !board->dmi_pattern)
Uwe Hermanna7e05482007-05-09 10:17:44 +00002598 continue;
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002599 if (board->phase != phase)
2600 continue;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002601
Uwe Hermanna7e05482007-05-09 10:17:44 +00002602 if (!pci_card_find(board->first_vendor, board->first_device,
Uwe Hermann394131e2008-10-18 21:14:13 +00002603 board->first_card_vendor,
2604 board->first_card_device))
Uwe Hermanna7e05482007-05-09 10:17:44 +00002605 continue;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002606
Uwe Hermanna7e05482007-05-09 10:17:44 +00002607 if (board->second_vendor) {
2608 if (board->second_card_vendor) {
2609 if (!pci_card_find(board->second_vendor,
Uwe Hermann394131e2008-10-18 21:14:13 +00002610 board->second_device,
2611 board->second_card_vendor,
2612 board->second_card_device))
Uwe Hermanna7e05482007-05-09 10:17:44 +00002613 continue;
2614 } else {
2615 if (!pci_dev_find(board->second_vendor,
Uwe Hermann394131e2008-10-18 21:14:13 +00002616 board->second_device))
Uwe Hermanna7e05482007-05-09 10:17:44 +00002617 continue;
2618 }
2619 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002620
Sean Nelson4c6d3a42013-09-11 23:35:03 +00002621#if defined(__i386__) || defined(__x86_64__)
Michael Karcher6701ee82010-01-20 14:14:11 +00002622 if (board->dmi_pattern) {
2623 if (!has_dmi_support) {
Stefan Taunerc6fa32d2013-01-04 22:54:07 +00002624 msg_pwarn("Warning: Can't autodetect %s %s, DMI info unavailable.\n",
2625 board->vendor_name, board->board_name);
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002626 msg_pinfo("Please supply the board vendor and model name with the "
2627 "-p internal:mainboard=<vendor>:<model> option.\n");
Michael Karcher6701ee82010-01-20 14:14:11 +00002628 continue;
2629 } else {
2630 if (!dmi_match(board->dmi_pattern))
2631 continue;
2632 }
2633 }
Sean Nelson4c6d3a42013-09-11 23:35:03 +00002634#endif // defined(__i386__) || defined(__x86_64__)
Uwe Hermanna7e05482007-05-09 10:17:44 +00002635 return board;
2636 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002637
Uwe Hermanna7e05482007-05-09 10:17:44 +00002638 return NULL;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002639}
2640
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002641static int board_enable_safetycheck(const struct board_match *board)
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002642{
2643 if (!board)
2644 return 1;
2645
2646 if (board->status == OK)
2647 return 0;
2648
2649 if (!force_boardenable) {
Stefan Taunerc6fa32d2013-01-04 22:54:07 +00002650 msg_pwarn("Warning: The mainboard-specific code for %s %s has not been tested,\n"
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002651 "and thus will not be executed by default. Depending on your hardware,\n"
2652 "erasing, writing or even probing can fail without running this code.\n\n"
Uwe Hermann91f4afa2011-07-28 08:13:25 +00002653 "Please see the man page (section PROGRAMMER SPECIFIC INFO, subsection\n"
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002654 "\"internal programmer\") for details.\n", board->vendor_name, board->board_name);
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002655 return 1;
2656 }
Stefan Taunerc6fa32d2013-01-04 22:54:07 +00002657 msg_pwarn("NOTE: Running an untested board enable procedure.\n"
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002658 "Please report success/failure to flashrom@flashrom.org.\n");
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002659 return 0;
2660}
2661
2662/* FIXME: Should this be identical to board_flash_enable? */
2663static int board_handle_phase(enum board_match_phase phase)
2664{
Carl-Daniel Hailfinger97d5b122011-08-31 16:19:50 +00002665 const struct board_match *board = NULL;
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002666
Carl-Daniel Hailfinger97d5b122011-08-31 16:19:50 +00002667 board = board_match_pci_ids(phase);
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002668
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002669 if (!board)
2670 return 0;
2671
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002672 if (board_enable_safetycheck(board))
2673 return 0;
2674
Carl-Daniel Hailfinger580d29a2011-05-05 07:12:40 +00002675 if (!board->enable) {
2676 /* Not sure if there is a valid case for this. */
2677 msg_perr("Board match found, but nothing to do?\n");
2678 return 0;
2679 }
2680
2681 return board->enable();
2682}
2683
2684void board_handle_before_superio(void)
2685{
2686 board_handle_phase(P1);
2687}
2688
2689void board_handle_before_laptop(void)
2690{
2691 board_handle_phase(P2);
2692}
2693
Stefan Taunerfa9fa712012-09-24 21:29:29 +00002694int board_flash_enable(const char *vendor, const char *model, const char *cb_vendor, const char *cb_model)
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002695{
Carl-Daniel Hailfinger97d5b122011-08-31 16:19:50 +00002696 const struct board_match *board = NULL;
Uwe Hermanna7e05482007-05-09 10:17:44 +00002697 int ret = 0;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002698
Stefan Taunerfa9fa712012-09-24 21:29:29 +00002699 if (vendor != NULL && model != NULL) {
Stefan Tauner57f276f2015-01-24 15:16:14 +00002700 board = board_match_name(vendor, model, false);
Stefan Taunerfa9fa712012-09-24 21:29:29 +00002701 if (!board) { /* If a board was given by the user it has to match, else we abort here. */
2702 msg_perr("No suitable board enable found for vendor=\"%s\", model=\"%s\".\n",
2703 vendor, model);
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002704 return 1;
Stefan Taunerfa9fa712012-09-24 21:29:29 +00002705 }
2706 }
2707 if (board == NULL && cb_vendor != NULL && cb_model != NULL) {
Stefan Tauner57f276f2015-01-24 15:16:14 +00002708 board = board_match_name(cb_vendor, cb_model, true);
Stefan Taunerfa9fa712012-09-24 21:29:29 +00002709 if (!board) { /* Failure is an option here, because many cb boards don't require an enable. */
2710 msg_pdbg2("No board enable found matching coreboot IDs vendor=\"%s\", model=\"%s\".\n",
2711 cb_vendor, cb_model);
2712 }
2713 }
2714 if (board == NULL) {
Carl-Daniel Hailfinger97d5b122011-08-31 16:19:50 +00002715 board = board_match_pci_ids(P3);
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002716 if (!board) /* i.e. there is just no board enable available for this board */
2717 return 0;
2718 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002719
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002720 if (board_enable_safetycheck(board))
2721 return 1;
Michael Karcher7f0c3ec2010-03-07 22:29:28 +00002722
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002723 /* limit the maximum size of the parallel bus */
2724 if (board->max_rom_decode_parallel)
2725 max_rom_decode.parallel = board->max_rom_decode_parallel * 1024;
Luc Verhaegen93938c32010-01-20 14:45:03 +00002726
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002727 if (board->enable != NULL) {
2728 msg_pinfo("Enabling full flash access for board \"%s %s\"... ",
2729 board->vendor_name, board->board_name);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002730
Stefan Taunerb4e06bd2012-08-20 00:24:22 +00002731 ret = board->enable();
2732 if (ret)
2733 msg_pinfo("FAILED!\n");
2734 else
2735 msg_pinfo("OK.\n");
Uwe Hermanna7e05482007-05-09 10:17:44 +00002736 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002737
Uwe Hermanna7e05482007-05-09 10:17:44 +00002738 return ret;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00002739}