blob: 54b7ef4d4559745aadfb91bb7414f854f1fa62de [file] [log] [blame]
Ollie Lho184a4042005-11-26 21:55:36 +00001/*
Uwe Hermannd1107642007-08-29 17:52:32 +00002 * This file is part of the flashrom project.
Ollie Lho184a4042005-11-26 21:55:36 +00003 *
Uwe Hermannd1107642007-08-29 17:52:32 +00004 * Copyright (C) 2000 Silicon Integrated System Corporation
5 * Copyright (C) 2005-2007 coresystems GmbH <stepan@coresystems.de>
6 * Copyright (C) 2006 Uwe Hermann <uwe@hermann-uwe.de>
Ollie Lho184a4042005-11-26 21:55:36 +00007 *
Uwe Hermannd1107642007-08-29 17:52:32 +00008 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; version 2 of the License.
Ollie Lho184a4042005-11-26 21:55:36 +000011 *
Uwe Hermannd1107642007-08-29 17:52:32 +000012 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
20 */
21
22/*
23 * Contains the chipset specific flash enables.
Ollie Lho184a4042005-11-26 21:55:36 +000024 */
25
Lane Brooksd54958a2007-11-13 16:45:22 +000026#define _LARGEFILE64_SOURCE
27
Ollie Lhocbbf1252004-03-17 22:22:08 +000028#include <stdio.h>
29#include <pci/pci.h>
30#include <stdlib.h>
Lane Brooksd54958a2007-11-13 16:45:22 +000031#include <sys/types.h>
32#include <sys/stat.h>
Carl-Daniel Hailfinger67f9ea32008-03-14 17:20:59 +000033#include <sys/mman.h>
Lane Brooksd54958a2007-11-13 16:45:22 +000034#include <fcntl.h>
35#include <unistd.h>
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000036#include "flash.h"
Stefan Reinauer86de2832006-03-31 11:26:55 +000037
Stefan Reinauer9a6d1762008-12-03 21:24:40 +000038unsigned long flashbase = 0;
39
Stefan Reinauer2cb94e12008-06-30 23:45:22 +000040/**
41 * flashrom defaults to LPC flash devices. If a known SPI controller is found
42 * and the SPI strappings are set, this will be overwritten by the probing code.
43 *
44 * Eventually, this will become an array when multiple flash support works.
45 */
46
47flashbus_t flashbus = BUS_TYPE_LPC;
48void *spibar = NULL;
49
FENG yu ningc05a2952008-12-08 18:16:58 +000050extern int ichspi_lock;
51
Uwe Hermann372eeb52007-12-04 21:49:06 +000052static int enable_flash_ali_m1533(struct pci_dev *dev, const char *name)
Luc Verhaegen6b141752007-05-20 16:16:13 +000053{
54 uint8_t tmp;
55
Uwe Hermann372eeb52007-12-04 21:49:06 +000056 /*
57 * ROM Write enable, 0xFFFC0000-0xFFFDFFFF and
58 * 0xFFFE0000-0xFFFFFFFF ROM select enable.
59 */
Luc Verhaegen6b141752007-05-20 16:16:13 +000060 tmp = pci_read_byte(dev, 0x47);
61 tmp |= 0x46;
62 pci_write_byte(dev, 0x47, tmp);
63
64 return 0;
65}
66
Uwe Hermann372eeb52007-12-04 21:49:06 +000067static int enable_flash_sis630(struct pci_dev *dev, const char *name)
Ollie Lhocbbf1252004-03-17 22:22:08 +000068{
Uwe Hermann372eeb52007-12-04 21:49:06 +000069 uint8_t b;
Ollie Lhocbbf1252004-03-17 22:22:08 +000070
Uwe Hermann372eeb52007-12-04 21:49:06 +000071 /* Enable 0xFFF8000~0xFFFF0000 decoding on SiS 540/630. */
Alex Beregszaszic9fb5d92007-09-11 15:58:18 +000072 b = pci_read_byte(dev, 0x40);
73 pci_write_byte(dev, 0x40, b | 0xb);
Uwe Hermann372eeb52007-12-04 21:49:06 +000074
75 /* Flash write enable on SiS 540/630. */
Alex Beregszaszic9fb5d92007-09-11 15:58:18 +000076 b = pci_read_byte(dev, 0x45);
77 pci_write_byte(dev, 0x45, b | 0x40);
Ollie Lhocbbf1252004-03-17 22:22:08 +000078
Uwe Hermann372eeb52007-12-04 21:49:06 +000079 /* The same thing on SiS 950 Super I/O side... */
80
81 /* First probe for Super I/O on config port 0x2e. */
Andriy Gapon65c1b862008-05-22 13:22:45 +000082 OUTB(0x87, 0x2e);
83 OUTB(0x01, 0x2e);
84 OUTB(0x55, 0x2e);
85 OUTB(0x55, 0x2e);
Ollie Lhocbbf1252004-03-17 22:22:08 +000086
Andriy Gapon65c1b862008-05-22 13:22:45 +000087 if (INB(0x2f) != 0x87) {
Uwe Hermann372eeb52007-12-04 21:49:06 +000088 /* If that failed, try config port 0x4e. */
Andriy Gapon65c1b862008-05-22 13:22:45 +000089 OUTB(0x87, 0x4e);
90 OUTB(0x01, 0x4e);
91 OUTB(0x55, 0x4e);
92 OUTB(0xaa, 0x4e);
93 if (INB(0x4f) != 0x87) {
Ollie Lhocbbf1252004-03-17 22:22:08 +000094 printf("Can not access SiS 950\n");
95 return -1;
96 }
Andriy Gapon65c1b862008-05-22 13:22:45 +000097 OUTB(0x24, 0x4e);
98 b = INB(0x4f) | 0xfc;
99 OUTB(0x24, 0x4e);
100 OUTB(b, 0x4f);
101 OUTB(0x02, 0x4e);
102 OUTB(0x02, 0x4f);
Ollie Lhocbbf1252004-03-17 22:22:08 +0000103 }
104
Andriy Gapon65c1b862008-05-22 13:22:45 +0000105 OUTB(0x24, 0x2e);
106 printf("2f is %#x\n", INB(0x2f));
107 b = INB(0x2f) | 0xfc;
108 OUTB(0x24, 0x2e);
109 OUTB(b, 0x2f);
Ollie Lhocbbf1252004-03-17 22:22:08 +0000110
Andriy Gapon65c1b862008-05-22 13:22:45 +0000111 OUTB(0x02, 0x2e);
112 OUTB(0x02, 0x2f);
Ollie Lhocbbf1252004-03-17 22:22:08 +0000113
114 return 0;
115}
116
Uwe Hermann987942d2006-11-07 11:16:21 +0000117/* Datasheet:
118 * - Name: 82371AB PCI-TO-ISA / IDE XCELERATOR (PIIX4)
119 * - URL: http://www.intel.com/design/intarch/datashts/290562.htm
120 * - PDF: http://www.intel.com/design/intarch/datashts/29056201.pdf
121 * - Order Number: 290562-001
122 */
Uwe Hermann372eeb52007-12-04 21:49:06 +0000123static int enable_flash_piix4(struct pci_dev *dev, const char *name)
Uwe Hermannea2c66d2006-11-05 18:26:08 +0000124{
125 uint16_t old, new;
Uwe Hermanna7e05482007-05-09 10:17:44 +0000126 uint16_t xbcs = 0x4e; /* X-Bus Chip Select register. */
Uwe Hermannea2c66d2006-11-05 18:26:08 +0000127
128 old = pci_read_word(dev, xbcs);
129
130 /* Set bit 9: 1-Meg Extended BIOS Enable (PCI master accesses to
Uwe Hermanna7e05482007-05-09 10:17:44 +0000131 * FFF00000-FFF7FFFF are forwarded to ISA).
Uwe Hermannc556d322008-10-28 11:50:05 +0000132 * Note: This bit is reserved on PIIX/PIIX3/MPIIX.
Uwe Hermanna7e05482007-05-09 10:17:44 +0000133 * Set bit 7: Extended BIOS Enable (PCI master accesses to
134 * FFF80000-FFFDFFFF are forwarded to ISA).
135 * Set bit 6: Lower BIOS Enable (PCI master, or ISA master accesses to
136 * the lower 64-Kbyte BIOS block (E0000-EFFFF) at the top
137 * of 1 Mbyte, or the aliases at the top of 4 Gbyte
138 * (FFFE0000-FFFEFFFF) result in the generation of BIOSCS#.
139 * Note: Accesses to FFFF0000-FFFFFFFF are always forwarded to ISA.
140 * Set bit 2: BIOSCS# Write Enable (1=enable, 0=disable).
141 */
Uwe Hermannc556d322008-10-28 11:50:05 +0000142 if (dev->device_id == 0x122e || dev->device_id == 0x7000
143 || dev->device_id == 0x1234)
144 new = old | 0x00c4; /* PIIX/PIIX3/MPIIX: Bit 9 is reserved. */
Uwe Hermann87203452008-10-26 18:40:42 +0000145 else
146 new = old | 0x02c4;
Uwe Hermannea2c66d2006-11-05 18:26:08 +0000147
148 if (new == old)
149 return 0;
150
151 pci_write_word(dev, xbcs, new);
152
153 if (pci_read_word(dev, xbcs) != new) {
154 printf("tried to set 0x%x to 0x%x on %s failed (WARNING ONLY)\n", xbcs, new, name);
155 return -1;
156 }
Uwe Hermannffec5f32007-08-23 16:08:21 +0000157
Uwe Hermannea2c66d2006-11-05 18:26:08 +0000158 return 0;
159}
160
Uwe Hermann372eeb52007-12-04 21:49:06 +0000161/*
Carl-Daniel Hailfinger67f9ea32008-03-14 17:20:59 +0000162 * See ie. page 375 of "Intel I/O Controller Hub 7 (ICH7) Family Datasheet"
163 * http://download.intel.com/design/chipsets/datashts/30701303.pdf
Uwe Hermann372eeb52007-12-04 21:49:06 +0000164 */
165static int enable_flash_ich(struct pci_dev *dev, const char *name,
166 int bios_cntl)
Ronald G. Minnich6a967412004-09-28 20:09:06 +0000167{
Ollie Lho184a4042005-11-26 21:55:36 +0000168 uint8_t old, new;
Stefan Reinauereb366472006-09-06 15:48:48 +0000169
Uwe Hermann372eeb52007-12-04 21:49:06 +0000170 /*
171 * Note: the ICH0-ICH5 BIOS_CNTL register is actually 16 bit wide, but
Uwe Hermanna7e05482007-05-09 10:17:44 +0000172 * just treating it as 8 bit wide seems to work fine in practice.
Stefan Reinauereb366472006-09-06 15:48:48 +0000173 */
Stefan Reinauer86de2832006-03-31 11:26:55 +0000174 old = pci_read_byte(dev, bios_cntl);
Ronald G. Minnich6a967412004-09-28 20:09:06 +0000175
Uwe Hermann793bdcd2008-05-22 22:47:04 +0000176 printf_debug("\nBIOS Lock Enable: %sabled, ",
Carl-Daniel Hailfinger67f9ea32008-03-14 17:20:59 +0000177 (old & (1 << 1)) ? "en" : "dis");
178 printf_debug("BIOS Write Enable: %sabled, ",
179 (old & (1 << 0)) ? "en" : "dis");
180 printf_debug("BIOS_CNTL is 0x%x\n", old);
181
Ronald G. Minnich6a967412004-09-28 20:09:06 +0000182 new = old | 1;
183
184 if (new == old)
185 return 0;
186
Stefan Reinauer86de2832006-03-31 11:26:55 +0000187 pci_write_byte(dev, bios_cntl, new);
Ronald G. Minnich6a967412004-09-28 20:09:06 +0000188
Stefan Reinauer86de2832006-03-31 11:26:55 +0000189 if (pci_read_byte(dev, bios_cntl) != new) {
Uwe Hermanna7e05482007-05-09 10:17:44 +0000190 printf("tried to set 0x%x to 0x%x on %s failed (WARNING ONLY)\n", bios_cntl, new, name);
Ronald G. Minnich6a967412004-09-28 20:09:06 +0000191 return -1;
192 }
Uwe Hermannffec5f32007-08-23 16:08:21 +0000193
Ronald G. Minnich6a967412004-09-28 20:09:06 +0000194 return 0;
195}
196
Uwe Hermann372eeb52007-12-04 21:49:06 +0000197static int enable_flash_ich_4e(struct pci_dev *dev, const char *name)
Stefan Reinauer86de2832006-03-31 11:26:55 +0000198{
Stefan Reinauereb366472006-09-06 15:48:48 +0000199 return enable_flash_ich(dev, name, 0x4e);
Stefan Reinauer86de2832006-03-31 11:26:55 +0000200}
201
Uwe Hermann372eeb52007-12-04 21:49:06 +0000202static int enable_flash_ich_dc(struct pci_dev *dev, const char *name)
Stefan Reinauer86de2832006-03-31 11:26:55 +0000203{
Stefan Reinauereb366472006-09-06 15:48:48 +0000204 return enable_flash_ich(dev, name, 0xdc);
Stefan Reinauer86de2832006-03-31 11:26:55 +0000205}
206
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000207#define ICH_STRAP_RSVD 0x00
208#define ICH_STRAP_SPI 0x01
209#define ICH_STRAP_PCI 0x02
210#define ICH_STRAP_LPC 0x03
Carl-Daniel Hailfinger6dc1d3b2008-05-14 14:51:22 +0000211
Uwe Hermann394131e2008-10-18 21:14:13 +0000212static int enable_flash_vt8237s_spi(struct pci_dev *dev, const char *name)
213{
Rudolf Marek3fdbccf2008-06-30 21:38:30 +0000214 uint32_t mmio_base;
215
216 mmio_base = (pci_read_long(dev, 0xbc)) << 8;
217 printf_debug("MMIO base at = 0x%x\n", mmio_base);
Uwe Hermann394131e2008-10-18 21:14:13 +0000218 spibar = mmap(NULL, 0x70, PROT_READ | PROT_WRITE, MAP_SHARED,
219 fd_mem, mmio_base);
Rudolf Marek3fdbccf2008-06-30 21:38:30 +0000220
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000221 if (spibar == MAP_FAILED) {
Rudolf Marek3fdbccf2008-06-30 21:38:30 +0000222 perror("Can't mmap memory using " MEM_DEV);
223 exit(1);
224 }
225
Uwe Hermann394131e2008-10-18 21:14:13 +0000226 printf_debug("0x6c: 0x%04x (CLOCK/DEBUG)\n",
227 *(uint16_t *) (spibar + 0x6c));
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000228
229 flashbus = BUS_TYPE_VIA_SPI;
230
Rudolf Marek3fdbccf2008-06-30 21:38:30 +0000231 return 0;
232}
233
Uwe Hermann394131e2008-10-18 21:14:13 +0000234static int enable_flash_ich_dc_spi(struct pci_dev *dev, const char *name,
235 int ich_generation)
Carl-Daniel Hailfinger67f9ea32008-03-14 17:20:59 +0000236{
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000237 int ret, i;
Stefan Reinauera9424d52008-06-27 16:28:34 +0000238 uint8_t old, new, bbs, buc;
Carl-Daniel Hailfingerd3b0e392008-11-03 00:20:22 +0000239 uint16_t spibar_offset, tmp2;
Carl-Daniel Hailfinger67f9ea32008-03-14 17:20:59 +0000240 uint32_t tmp, gcs;
Carl-Daniel Hailfinger6dc1d3b2008-05-14 14:51:22 +0000241 void *rcrb;
Carl-Daniel Hailfingerd3b0e392008-11-03 00:20:22 +0000242 //TODO: These names are incorrect for EP80579. For that, the solution would look like the commented line
243 //static const char *straps_names[] = {"SPI", "reserved", "reserved", "LPC" };
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000244 static const char *straps_names[] = { "reserved", "SPI", "PCI", "LPC" };
Uwe Hermann394131e2008-10-18 21:14:13 +0000245
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000246 /* Enable Flash Writes */
247 ret = enable_flash_ich_dc(dev, name);
Carl-Daniel Hailfinger67f9ea32008-03-14 17:20:59 +0000248
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000249 /* Get physical address of Root Complex Register Block */
250 tmp = pci_read_long(dev, 0xf0) & 0xffffc000;
Stefan Reinauera9424d52008-06-27 16:28:34 +0000251 printf_debug("\nRoot Complex Register Block address = 0x%x\n", tmp);
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000252
253 /* Map RCBA to virtual memory */
Uwe Hermann394131e2008-10-18 21:14:13 +0000254 rcrb = mmap(0, 0x4000, PROT_READ | PROT_WRITE, MAP_SHARED, fd_mem,
255 (off_t) tmp);
Carl-Daniel Hailfinger6dc1d3b2008-05-14 14:51:22 +0000256 if (rcrb == MAP_FAILED) {
Carl-Daniel Hailfinger67f9ea32008-03-14 17:20:59 +0000257 perror("Can't mmap memory using " MEM_DEV);
258 exit(1);
259 }
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000260
Carl-Daniel Hailfinger6dc1d3b2008-05-14 14:51:22 +0000261 gcs = *(volatile uint32_t *)(rcrb + 0x3410);
Carl-Daniel Hailfinger67f9ea32008-03-14 17:20:59 +0000262 printf_debug("GCS = 0x%x: ", gcs);
263 printf_debug("BIOS Interface Lock-Down: %sabled, ",
264 (gcs & 0x1) ? "en" : "dis");
265 bbs = (gcs >> 10) & 0x3;
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000266 printf_debug("BOOT BIOS Straps: 0x%x (%s)\n", bbs, straps_names[bbs]);
Carl-Daniel Hailfinger6dc1d3b2008-05-14 14:51:22 +0000267
Stefan Reinauera9424d52008-06-27 16:28:34 +0000268 buc = *(volatile uint8_t *)(rcrb + 0x3414);
Uwe Hermann394131e2008-10-18 21:14:13 +0000269 printf_debug("Top Swap : %s\n",
270 (buc & 1) ? "enabled (A16 inverted)" : "not enabled");
Stefan Reinauera9424d52008-06-27 16:28:34 +0000271
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000272 /* It seems the ICH7 does not support SPI and LPC chips at the same
273 * time. At least not with our current code. So we prevent searching
274 * on ICH7 when the southbridge is strapped to LPC
275 */
276
277 if (ich_generation == 7 && bbs == ICH_STRAP_LPC) {
278 /* No further SPI initialization required */
279 return ret;
280 }
281
282 switch (ich_generation) {
283 case 7:
284 flashbus = BUS_TYPE_ICH7_SPI;
285 spibar_offset = 0x3020;
286 break;
287 case 8:
288 flashbus = BUS_TYPE_ICH9_SPI;
289 spibar_offset = 0x3020;
290 break;
291 case 9:
Carl-Daniel Hailfinger28ec74b2008-10-10 20:54:41 +0000292 case 10:
Uwe Hermann394131e2008-10-18 21:14:13 +0000293 default: /* Future version might behave the same */
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000294 flashbus = BUS_TYPE_ICH9_SPI;
295 spibar_offset = 0x3800;
296 break;
297 }
298
Carl-Daniel Hailfinger6dc1d3b2008-05-14 14:51:22 +0000299 /* SPIBAR is at RCRB+0x3020 for ICH[78] and RCRB+0x3800 for ICH9. */
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000300 printf_debug("SPIBAR = 0x%x + 0x%04x\n", tmp, spibar_offset);
Stefan Reinauera9424d52008-06-27 16:28:34 +0000301
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000302 /* Assign Virtual Address */
Uwe Hermann394131e2008-10-18 21:14:13 +0000303 spibar = rcrb + spibar_offset;
Carl-Daniel Hailfinger67f9ea32008-03-14 17:20:59 +0000304
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000305 switch (flashbus) {
306 case BUS_TYPE_ICH7_SPI:
Uwe Hermann394131e2008-10-18 21:14:13 +0000307 printf_debug("0x00: 0x%04x (SPIS)\n",
308 *(uint16_t *) (spibar + 0));
309 printf_debug("0x02: 0x%04x (SPIC)\n",
310 *(uint16_t *) (spibar + 2));
311 printf_debug("0x04: 0x%08x (SPIA)\n",
312 *(uint32_t *) (spibar + 4));
313 for (i = 0; i < 8; i++) {
Stefan Reinauera9424d52008-06-27 16:28:34 +0000314 int offs;
315 offs = 8 + (i * 8);
Uwe Hermann394131e2008-10-18 21:14:13 +0000316 printf_debug("0x%02x: 0x%08x (SPID%d)\n", offs,
317 *(uint32_t *) (spibar + offs), i);
318 printf_debug("0x%02x: 0x%08x (SPID%d+4)\n", offs + 4,
319 *(uint32_t *) (spibar + offs + 4), i);
Stefan Reinauera9424d52008-06-27 16:28:34 +0000320 }
Uwe Hermann394131e2008-10-18 21:14:13 +0000321 printf_debug("0x50: 0x%08x (BBAR)\n",
322 *(uint32_t *) (spibar + 0x50));
323 printf_debug("0x54: 0x%04x (PREOP)\n",
324 *(uint16_t *) (spibar + 0x54));
325 printf_debug("0x56: 0x%04x (OPTYPE)\n",
326 *(uint16_t *) (spibar + 0x56));
327 printf_debug("0x58: 0x%08x (OPMENU)\n",
328 *(uint32_t *) (spibar + 0x58));
329 printf_debug("0x5c: 0x%08x (OPMENU+4)\n",
330 *(uint32_t *) (spibar + 0x5c));
331 for (i = 0; i < 4; i++) {
Stefan Reinauera9424d52008-06-27 16:28:34 +0000332 int offs;
333 offs = 0x60 + (i * 4);
Uwe Hermann394131e2008-10-18 21:14:13 +0000334 printf_debug("0x%02x: 0x%08x (PBR%d)\n", offs,
335 *(uint32_t *) (spibar + offs), i);
Stefan Reinauera9424d52008-06-27 16:28:34 +0000336 }
337 printf_debug("\n");
Uwe Hermann394131e2008-10-18 21:14:13 +0000338 if ((*(uint16_t *) spibar) & (1 << 15)) {
Stefan Reinauera9424d52008-06-27 16:28:34 +0000339 printf("WARNING: SPI Configuration Lockdown activated.\n");
FENG yu ningc05a2952008-12-08 18:16:58 +0000340 ichspi_lock = 1;
Stefan Reinauera9424d52008-06-27 16:28:34 +0000341 }
FENG yu ningf041e9b2008-12-15 02:32:11 +0000342 ich_init_opcodes();
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000343 break;
344 case BUS_TYPE_ICH9_SPI:
Carl-Daniel Hailfingerd3b0e392008-11-03 00:20:22 +0000345 tmp2 = *(uint16_t *) (spibar + 0);
346 printf_debug("0x00: 0x%04x (HSFS)\n", tmp2);
347 printf_debug("FLOCKDN %i, ", (tmp >> 15 & 1));
348 printf_debug("FDV %i, ", (tmp >> 14) & 1);
349 printf_debug("FDOPSS %i, ", (tmp >> 13) & 1);
350 printf_debug("SCIP %i, ", (tmp >> 5) & 1);
351 printf_debug("BERASE %i, ", (tmp >> 3) & 3);
352 printf_debug("AEL %i, ", (tmp >> 2) & 1);
353 printf_debug("FCERR %i, ", (tmp >> 1) & 1);
354 printf_debug("FDONE %i\n", (tmp >> 0) & 1);
355
356 tmp = *(uint32_t *) (spibar + 0x50);
357 printf_debug("0x50: 0x%08x (FRAP)\n", tmp);
358 printf_debug("BMWAG %i, ", (tmp >> 24) & 0xff);
359 printf_debug("BMRAG %i, ", (tmp >> 16) & 0xff);
360 printf_debug("BRWA %i, ", (tmp >> 8) & 0xff);
361 printf_debug("BRRA %i\n", (tmp >> 0) & 0xff);
362
363 printf_debug("0x54: 0x%08x (FREG0)\n",
364 *(uint32_t *) (spibar + 0x54));
365 printf_debug("0x58: 0x%08x (FREG1)\n",
366 *(uint32_t *) (spibar + 0x58));
367 printf_debug("0x5C: 0x%08x (FREG2)\n",
368 *(uint32_t *) (spibar + 0x5C));
369 printf_debug("0x60: 0x%08x (FREG3)\n",
370 *(uint32_t *) (spibar + 0x60));
371 printf_debug("0x64: 0x%08x (FREG4)\n",
372 *(uint32_t *) (spibar + 0x64));
373 printf_debug("0x74: 0x%08x (PR0)\n",
374 *(uint32_t *) (spibar + 0x74));
375 printf_debug("0x78: 0x%08x (PR1)\n",
376 *(uint32_t *) (spibar + 0x78));
377 printf_debug("0x7C: 0x%08x (PR2)\n",
378 *(uint32_t *) (spibar + 0x7C));
379 printf_debug("0x80: 0x%08x (PR3)\n",
380 *(uint32_t *) (spibar + 0x80));
381 printf_debug("0x84: 0x%08x (PR4)\n",
382 *(uint32_t *) (spibar + 0x84));
383 /* printf_debug("0xA0: 0x%08x (BBAR)\n",
384 *(uint32_t *) (spibar + 0xA0)); ICH10 only? */
385 printf_debug("0xB0: 0x%08x (FDOC)\n",
386 *(uint32_t *) (spibar + 0xB0));
Peter Stugee8a3e4c2008-12-22 14:12:08 +0000387 ich_init_opcodes();
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000388 break;
389 default:
390 /* Nothing */
391 break;
Stefan Reinauera9424d52008-06-27 16:28:34 +0000392 }
393
Carl-Daniel Hailfinger67f9ea32008-03-14 17:20:59 +0000394 old = pci_read_byte(dev, 0xdc);
395 printf_debug("SPI Read Configuration: ");
396 new = (old >> 2) & 0x3;
397 switch (new) {
398 case 0:
399 case 1:
400 case 2:
401 printf_debug("prefetching %sabled, caching %sabled, ",
Uwe Hermann394131e2008-10-18 21:14:13 +0000402 (new & 0x2) ? "en" : "dis",
403 (new & 0x1) ? "dis" : "en");
Carl-Daniel Hailfinger67f9ea32008-03-14 17:20:59 +0000404 break;
405 default:
406 printf_debug("invalid prefetching/caching settings, ");
407 break;
408 }
Carl-Daniel Hailfinger67f9ea32008-03-14 17:20:59 +0000409
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000410 return ret;
411}
Stefan Reinauera9424d52008-06-27 16:28:34 +0000412
Carl-Daniel Hailfinger1b18b3c2008-05-16 14:39:39 +0000413static int enable_flash_ich7(struct pci_dev *dev, const char *name)
Carl-Daniel Hailfinger6dc1d3b2008-05-14 14:51:22 +0000414{
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000415 return enable_flash_ich_dc_spi(dev, name, 7);
Carl-Daniel Hailfinger6dc1d3b2008-05-14 14:51:22 +0000416}
417
Carl-Daniel Hailfinger1b18b3c2008-05-16 14:39:39 +0000418static int enable_flash_ich8(struct pci_dev *dev, const char *name)
419{
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000420 return enable_flash_ich_dc_spi(dev, name, 8);
Carl-Daniel Hailfinger1b18b3c2008-05-16 14:39:39 +0000421}
422
Carl-Daniel Hailfinger6dc1d3b2008-05-14 14:51:22 +0000423static int enable_flash_ich9(struct pci_dev *dev, const char *name)
424{
Stefan Reinauer2cb94e12008-06-30 23:45:22 +0000425 return enable_flash_ich_dc_spi(dev, name, 9);
Carl-Daniel Hailfinger6dc1d3b2008-05-14 14:51:22 +0000426}
427
Carl-Daniel Hailfinger28ec74b2008-10-10 20:54:41 +0000428static int enable_flash_ich10(struct pci_dev *dev, const char *name)
429{
430 return enable_flash_ich_dc_spi(dev, name, 10);
431}
432
Uwe Hermann372eeb52007-12-04 21:49:06 +0000433static int enable_flash_vt823x(struct pci_dev *dev, const char *name)
Ollie Lhocbbf1252004-03-17 22:22:08 +0000434{
Ollie Lho184a4042005-11-26 21:55:36 +0000435 uint8_t val;
Ollie Lho761bf1b2004-03-20 16:46:10 +0000436
Uwe Hermann394131e2008-10-18 21:14:13 +0000437 /* enable ROM decode range (1MB) FFC00000 - FFFFFFFF */
Bari Ari9477c4e2008-04-29 13:46:38 +0000438 pci_write_byte(dev, 0x41, 0x7f);
439
Uwe Hermannffec5f32007-08-23 16:08:21 +0000440 /* ROM write enable */
Ollie Lhocbbf1252004-03-17 22:22:08 +0000441 val = pci_read_byte(dev, 0x40);
442 val |= 0x10;
443 pci_write_byte(dev, 0x40, val);
444
445 if (pci_read_byte(dev, 0x40) != val) {
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000446 printf("\nWARNING: Failed to enable ROM Write on \"%s\"\n",
Uwe Hermanna7e05482007-05-09 10:17:44 +0000447 name);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000448 return -1;
Ollie Lhocbbf1252004-03-17 22:22:08 +0000449 }
Luc Verhaegen6382b442007-03-02 22:16:38 +0000450
Uwe Hermanna7e05482007-05-09 10:17:44 +0000451 return 0;
Ollie Lhocbbf1252004-03-17 22:22:08 +0000452}
453
Uwe Hermann372eeb52007-12-04 21:49:06 +0000454static int enable_flash_cs5530(struct pci_dev *dev, const char *name)
Ollie Lhocbbf1252004-03-17 22:22:08 +0000455{
Uwe Hermannf4a673b2007-06-06 21:35:45 +0000456 uint8_t reg8;
Ollie Lho761bf1b2004-03-20 16:46:10 +0000457
Uwe Hermann394131e2008-10-18 21:14:13 +0000458#define DECODE_CONTROL_REG2 0x5b /* F0 index 0x5b */
459#define ROM_AT_LOGIC_CONTROL_REG 0x52 /* F0 index 0x52 */
Ollie Lhocbbf1252004-03-17 22:22:08 +0000460
Uwe Hermann394131e2008-10-18 21:14:13 +0000461#define LOWER_ROM_ADDRESS_RANGE (1 << 0)
462#define ROM_WRITE_ENABLE (1 << 1)
463#define UPPER_ROM_ADDRESS_RANGE (1 << 2)
464#define BIOS_ROM_POSITIVE_DECODE (1 << 5)
Ollie Lhocbbf1252004-03-17 22:22:08 +0000465
Uwe Hermannf4a673b2007-06-06 21:35:45 +0000466 /* Decode 0x000E0000-0x000FFFFF (128 KB), not just 64 KB, and
467 * decode 0xFF000000-0xFFFFFFFF (16 MB), not just 256 KB.
468 * Make the configured ROM areas writable.
469 */
470 reg8 = pci_read_byte(dev, ROM_AT_LOGIC_CONTROL_REG);
471 reg8 |= LOWER_ROM_ADDRESS_RANGE;
472 reg8 |= UPPER_ROM_ADDRESS_RANGE;
473 reg8 |= ROM_WRITE_ENABLE;
474 pci_write_byte(dev, ROM_AT_LOGIC_CONTROL_REG, reg8);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000475
Uwe Hermannf4a673b2007-06-06 21:35:45 +0000476 /* Set positive decode on ROM. */
477 reg8 = pci_read_byte(dev, DECODE_CONTROL_REG2);
478 reg8 |= BIOS_ROM_POSITIVE_DECODE;
479 pci_write_byte(dev, DECODE_CONTROL_REG2, reg8);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000480
Ollie Lhocbbf1252004-03-17 22:22:08 +0000481 return 0;
482}
483
Mart Raudseppe1344da2008-02-08 10:10:57 +0000484/**
485 * Geode systems write protect the BIOS via RCONFs (cache settings similar
486 * to MTRRs). To unlock, change MSR 0x1808 top byte to 0x22. Reading and
487 * writing to MSRs, however requires instructions rdmsr/wrmsr, which are
488 * ring0 privileged instructions so only the kernel can do the read/write.
489 * This function, therefore, requires that the msr kernel module be loaded
490 * to access these instructions from user space using device /dev/cpu/0/msr.
491 *
492 * This hard-coded location could have potential problems on SMP machines
493 * since it assumes cpu0, but it is safe on the Geode which is not SMP.
494 *
495 * Geode systems also write protect the NOR flash chip itself via MSR_NORF_CTL.
496 * To enable write to NOR Boot flash for the benefit of systems that have such
497 * a setup, raise MSR 0x51400018 WE_CS3 (write enable Boot Flash Chip Select).
498 *
499 * This is probably not portable beyond Linux.
500 */
Uwe Hermann372eeb52007-12-04 21:49:06 +0000501static int enable_flash_cs5536(struct pci_dev *dev, const char *name)
Lane Brooksd54958a2007-11-13 16:45:22 +0000502{
Uwe Hermann394131e2008-10-18 21:14:13 +0000503#define MSR_RCONF_DEFAULT 0x1808
504#define MSR_NORF_CTL 0x51400018
Mart Raudsepp0514a5f2008-02-08 09:59:58 +0000505
Lane Brooksd54958a2007-11-13 16:45:22 +0000506 int fd_msr;
507 unsigned char buf[8];
Lane Brooksd54958a2007-11-13 16:45:22 +0000508
Mart Raudsepp0514a5f2008-02-08 09:59:58 +0000509 fd_msr = open("/dev/cpu/0/msr", O_RDWR);
Lane Brooksd54958a2007-11-13 16:45:22 +0000510 if (!fd_msr) {
511 perror("open msr");
512 return -1;
513 }
Mart Raudseppe1344da2008-02-08 10:10:57 +0000514
515 if (lseek64(fd_msr, (off64_t) MSR_RCONF_DEFAULT, SEEK_SET) == -1) {
516 perror("lseek64");
Mart Raudsepp3697ac72008-02-11 14:32:45 +0000517 printf("Cannot operate on MSR. Did you run 'modprobe msr'?\n");
Mart Raudseppe1344da2008-02-08 10:10:57 +0000518 close(fd_msr);
519 return -1;
520 }
521
522 if (read(fd_msr, buf, 8) != 8) {
Mart Raudsepp3697ac72008-02-11 14:32:45 +0000523 perror("read msr");
Mart Raudseppe1344da2008-02-08 10:10:57 +0000524 close(fd_msr);
525 return -1;
526 }
Mart Raudsepp0514a5f2008-02-08 09:59:58 +0000527
Lane Brooksd54958a2007-11-13 16:45:22 +0000528 if (buf[7] != 0x22) {
Mart Raudsepp0514a5f2008-02-08 09:59:58 +0000529 buf[7] &= 0xfb;
Uwe Hermann394131e2008-10-18 21:14:13 +0000530 if (lseek64(fd_msr, (off64_t) MSR_RCONF_DEFAULT,
531 SEEK_SET) == -1) {
Mart Raudseppe1344da2008-02-08 10:10:57 +0000532 perror("lseek64");
533 close(fd_msr);
534 return -1;
535 }
536
Lane Brooksd54958a2007-11-13 16:45:22 +0000537 if (write(fd_msr, buf, 8) < 0) {
538 perror("msr write");
Mart Raudseppe1344da2008-02-08 10:10:57 +0000539 close(fd_msr);
Lane Brooksd54958a2007-11-13 16:45:22 +0000540 return -1;
541 }
Lane Brooksd54958a2007-11-13 16:45:22 +0000542 }
Mart Raudsepp0514a5f2008-02-08 09:59:58 +0000543
Mart Raudseppe1344da2008-02-08 10:10:57 +0000544 if (lseek64(fd_msr, (off64_t) MSR_NORF_CTL, SEEK_SET) == -1) {
545 perror("lseek64");
546 close(fd_msr);
547 return -1;
548 }
549
Mart Raudsepp0514a5f2008-02-08 09:59:58 +0000550 if (read(fd_msr, buf, 8) != 8) {
551 perror("read msr");
Mart Raudseppe1344da2008-02-08 10:10:57 +0000552 close(fd_msr);
Mart Raudsepp0514a5f2008-02-08 09:59:58 +0000553 return -1;
554 }
555
556 /* Raise WE_CS3 bit. */
557 buf[0] |= 0x08;
558
Mart Raudseppe1344da2008-02-08 10:10:57 +0000559 if (lseek64(fd_msr, (off64_t) MSR_NORF_CTL, SEEK_SET) == -1) {
560 perror("lseek64");
561 close(fd_msr);
562 return -1;
563 }
Mart Raudsepp0514a5f2008-02-08 09:59:58 +0000564 if (write(fd_msr, buf, 8) < 0) {
565 perror("msr write");
Mart Raudseppe1344da2008-02-08 10:10:57 +0000566 close(fd_msr);
Mart Raudsepp0514a5f2008-02-08 09:59:58 +0000567 return -1;
568 }
569
570 close(fd_msr);
571
Uwe Hermann394131e2008-10-18 21:14:13 +0000572#undef MSR_RCONF_DEFAULT
573#undef MSR_NORF_CTL
Lane Brooksd54958a2007-11-13 16:45:22 +0000574 return 0;
575}
576
Uwe Hermann372eeb52007-12-04 21:49:06 +0000577static int enable_flash_sc1100(struct pci_dev *dev, const char *name)
Ollie Lhocbbf1252004-03-17 22:22:08 +0000578{
Ollie Lho184a4042005-11-26 21:55:36 +0000579 uint8_t new;
Ollie Lho761bf1b2004-03-20 16:46:10 +0000580
Ollie Lhocbbf1252004-03-17 22:22:08 +0000581 pci_write_byte(dev, 0x52, 0xee);
582
583 new = pci_read_byte(dev, 0x52);
584
585 if (new != 0xee) {
Uwe Hermanna7e05482007-05-09 10:17:44 +0000586 printf("tried to set register 0x%x to 0x%x on %s failed (WARNING ONLY)\n", 0x52, new, name);
Ollie Lhocbbf1252004-03-17 22:22:08 +0000587 return -1;
588 }
Uwe Hermannffec5f32007-08-23 16:08:21 +0000589
Ollie Lhocbbf1252004-03-17 22:22:08 +0000590 return 0;
591}
592
Uwe Hermann372eeb52007-12-04 21:49:06 +0000593static int enable_flash_sis5595(struct pci_dev *dev, const char *name)
Ollie Lhocbbf1252004-03-17 22:22:08 +0000594{
Ollie Lho184a4042005-11-26 21:55:36 +0000595 uint8_t new, newer;
Ollie Lho761bf1b2004-03-20 16:46:10 +0000596
Ollie Lhocbbf1252004-03-17 22:22:08 +0000597 new = pci_read_byte(dev, 0x45);
598
Uwe Hermann372eeb52007-12-04 21:49:06 +0000599 new &= (~0x20); /* Clear bit 5. */
600 new |= 0x4; /* Set bit 2. */
Ollie Lhocbbf1252004-03-17 22:22:08 +0000601
602 pci_write_byte(dev, 0x45, new);
603
604 newer = pci_read_byte(dev, 0x45);
605 if (newer != new) {
Uwe Hermanna7e05482007-05-09 10:17:44 +0000606 printf("tried to set register 0x%x to 0x%x on %s failed (WARNING ONLY)\n", 0x45, new, name);
Ollie Lhocbbf1252004-03-17 22:22:08 +0000607 printf("Stuck at 0x%x\n", newer);
608 return -1;
609 }
Uwe Hermannffec5f32007-08-23 16:08:21 +0000610
Urja Rannikkoa88daa72008-10-18 13:54:30 +0000611 /* Extended BIOS enable = 1, Lower BIOS Enable = 1 */
Uwe Hermann394131e2008-10-18 21:14:13 +0000612 new = pci_read_byte(dev, 0x40);
Urja Rannikkoa88daa72008-10-18 13:54:30 +0000613 new &= 0xFB;
614 new |= 0x3;
Uwe Hermann394131e2008-10-18 21:14:13 +0000615 pci_write_byte(dev, 0x40, new);
616 newer = pci_read_byte(dev, 0x40);
Urja Rannikkoa88daa72008-10-18 13:54:30 +0000617 if (newer != new) {
618 printf("tried to set register 0x%x to 0x%x on %s failed (WARNING ONLY)\n", 0x40, new, name);
619 printf("Stuck at 0x%x\n", newer);
620 return -1;
621 }
Ollie Lhocbbf1252004-03-17 22:22:08 +0000622 return 0;
623}
624
Uwe Hermann190f8492008-10-25 18:03:50 +0000625/* Works for AMD-8111, VIA VT82C586A/B, VIA VT82C686A/B. */
Uwe Hermann372eeb52007-12-04 21:49:06 +0000626static int enable_flash_amd8111(struct pci_dev *dev, const char *name)
Ollie Lho761bf1b2004-03-20 16:46:10 +0000627{
Ollie Lho184a4042005-11-26 21:55:36 +0000628 uint8_t old, new;
Uwe Hermanna7e05482007-05-09 10:17:44 +0000629
Uwe Hermann372eeb52007-12-04 21:49:06 +0000630 /* Enable decoding at 0xffb00000 to 0xffffffff. */
Ollie Lhocbbf1252004-03-17 22:22:08 +0000631 old = pci_read_byte(dev, 0x43);
Ollie Lhod11f3612004-12-07 17:19:04 +0000632 new = old | 0xC0;
Ollie Lhocbbf1252004-03-17 22:22:08 +0000633 if (new != old) {
634 pci_write_byte(dev, 0x43, new);
635 if (pci_read_byte(dev, 0x43) != new) {
Uwe Hermanna7e05482007-05-09 10:17:44 +0000636 printf("tried to set 0x%x to 0x%x on %s failed (WARNING ONLY)\n", 0x43, new, name);
Ollie Lhocbbf1252004-03-17 22:22:08 +0000637 }
638 }
639
Uwe Hermann190f8492008-10-25 18:03:50 +0000640 /* Enable 'ROM write' bit. */
Ollie Lho761bf1b2004-03-20 16:46:10 +0000641 old = pci_read_byte(dev, 0x40);
Ollie Lhocbbf1252004-03-17 22:22:08 +0000642 new = old | 0x01;
643 if (new == old)
644 return 0;
645 pci_write_byte(dev, 0x40, new);
646
647 if (pci_read_byte(dev, 0x40) != new) {
Uwe Hermanna7e05482007-05-09 10:17:44 +0000648 printf("tried to set 0x%x to 0x%x on %s failed (WARNING ONLY)\n", 0x40, new, name);
Ollie Lhocbbf1252004-03-17 22:22:08 +0000649 return -1;
650 }
Uwe Hermannffec5f32007-08-23 16:08:21 +0000651
Ollie Lhocbbf1252004-03-17 22:22:08 +0000652 return 0;
653}
654
Marc Jones3af487d2008-10-15 17:50:29 +0000655static int enable_flash_sb600(struct pci_dev *dev, const char *name)
656{
Jason Wanga3f04be2008-11-28 21:36:51 +0000657 uint32_t tmp, low_bits, num;
Marc Jones3af487d2008-10-15 17:50:29 +0000658 uint8_t reg;
659
Jason Wanga3f04be2008-11-28 21:36:51 +0000660 low_bits = tmp = pci_read_long(dev, 0xa0);
661 low_bits &= ~0xffffc000; /* for mmap aligning requirements */
662 low_bits &= 0xfffffff0; /* remove low 4 bits */
663 tmp &= 0xffffc000;
664 printf_debug("SPI base address is at 0x%x\n", tmp + low_bits);
665
666 sb600_spibar = mmap(0, 0x4000, PROT_READ | PROT_WRITE, MAP_SHARED,
667 fd_mem, (off_t)tmp);
668 if (sb600_spibar == MAP_FAILED) {
669 perror("Can't mmap memory using " MEM_DEV);
670 exit(1);
Marc Jones3af487d2008-10-15 17:50:29 +0000671 }
Jason Wanga3f04be2008-11-28 21:36:51 +0000672 sb600_spibar += low_bits;
673
674 /* Clear ROM protect 0-3. */
675 for (reg = 0x50; reg < 0x60; reg += 4) {
676 num = pci_read_long(dev, reg);
677 num &= 0xfffffffc;
678 pci_write_byte(dev, reg, num);
679 }
680
681 flashbus = BUS_TYPE_SB600_SPI;
682
683 /* Enable SPI ROM in SB600 PM register. */
684 OUTB(0x8f, 0xcd6);
685 OUTB(0x0e, 0xcd7);
Marc Jones3af487d2008-10-15 17:50:29 +0000686
687 return 0;
688}
689
Uwe Hermann372eeb52007-12-04 21:49:06 +0000690static int enable_flash_ck804(struct pci_dev *dev, const char *name)
Yinghai Lu952dfce2005-07-06 17:13:46 +0000691{
Uwe Hermanna7e05482007-05-09 10:17:44 +0000692 uint8_t old, new;
Yinghai Lu952dfce2005-07-06 17:13:46 +0000693
Uwe Hermanna7e05482007-05-09 10:17:44 +0000694 old = pci_read_byte(dev, 0x88);
695 new = old | 0xc0;
696 if (new != old) {
697 pci_write_byte(dev, 0x88, new);
698 if (pci_read_byte(dev, 0x88) != new) {
699 printf("tried to set 0x%x to 0x%x on %s failed (WARNING ONLY)\n", 0x88, new, name);
700 }
701 }
Yinghai Lu952dfce2005-07-06 17:13:46 +0000702
Uwe Hermanna7e05482007-05-09 10:17:44 +0000703 old = pci_read_byte(dev, 0x6d);
704 new = old | 0x01;
705 if (new == old)
706 return 0;
707 pci_write_byte(dev, 0x6d, new);
708
709 if (pci_read_byte(dev, 0x6d) != new) {
710 printf("tried to set 0x%x to 0x%x on %s failed (WARNING ONLY)\n", 0x6d, new, name);
711 return -1;
712 }
Uwe Hermannffec5f32007-08-23 16:08:21 +0000713
Uwe Hermanna7e05482007-05-09 10:17:44 +0000714 return 0;
Yinghai Lu952dfce2005-07-06 17:13:46 +0000715}
716
Uwe Hermann372eeb52007-12-04 21:49:06 +0000717/* ATI Technologies Inc IXP SB400 PCI-ISA Bridge (rev 80) */
718static int enable_flash_sb400(struct pci_dev *dev, const char *name)
Stefan Reinauer86de2832006-03-31 11:26:55 +0000719{
Uwe Hermanna7e05482007-05-09 10:17:44 +0000720 uint8_t tmp;
Stefan Reinauer86de2832006-03-31 11:26:55 +0000721 struct pci_filter f;
722 struct pci_dev *smbusdev;
723
Uwe Hermann372eeb52007-12-04 21:49:06 +0000724 /* Look for the SMBus device. */
Uwe Hermanna7e05482007-05-09 10:17:44 +0000725 pci_filter_init((struct pci_access *)0, &f);
Stefan Reinauer86de2832006-03-31 11:26:55 +0000726 f.vendor = 0x1002;
727 f.device = 0x4372;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000728
Stefan Reinauer86de2832006-03-31 11:26:55 +0000729 for (smbusdev = pacc->devices; smbusdev; smbusdev = smbusdev->next) {
Uwe Hermann394131e2008-10-18 21:14:13 +0000730 if (pci_filter_match(&f, smbusdev))
Stefan Reinauer86de2832006-03-31 11:26:55 +0000731 break;
Stefan Reinauer86de2832006-03-31 11:26:55 +0000732 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000733
Uwe Hermanna7e05482007-05-09 10:17:44 +0000734 if (!smbusdev) {
Uwe Hermann372eeb52007-12-04 21:49:06 +0000735 fprintf(stderr, "ERROR: SMBus device not found. Aborting.\n");
Stefan Reinauer86de2832006-03-31 11:26:55 +0000736 exit(1);
737 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000738
Uwe Hermann372eeb52007-12-04 21:49:06 +0000739 /* Enable some SMBus stuff. */
Uwe Hermanna7e05482007-05-09 10:17:44 +0000740 tmp = pci_read_byte(smbusdev, 0x79);
741 tmp |= 0x01;
Stefan Reinauer86de2832006-03-31 11:26:55 +0000742 pci_write_byte(smbusdev, 0x79, tmp);
743
Uwe Hermann372eeb52007-12-04 21:49:06 +0000744 /* Change southbridge. */
Uwe Hermanna7e05482007-05-09 10:17:44 +0000745 tmp = pci_read_byte(dev, 0x48);
746 tmp |= 0x21;
Stefan Reinauer86de2832006-03-31 11:26:55 +0000747 pci_write_byte(dev, 0x48, tmp);
748
Uwe Hermann372eeb52007-12-04 21:49:06 +0000749 /* Now become a bit silly. */
Andriy Gapon65c1b862008-05-22 13:22:45 +0000750 tmp = INB(0xc6f);
751 OUTB(tmp, 0xeb);
752 OUTB(tmp, 0xeb);
Uwe Hermanna7e05482007-05-09 10:17:44 +0000753 tmp |= 0x40;
Andriy Gapon65c1b862008-05-22 13:22:45 +0000754 OUTB(tmp, 0xc6f);
755 OUTB(tmp, 0xeb);
756 OUTB(tmp, 0xeb);
Stefan Reinauer86de2832006-03-31 11:26:55 +0000757
758 return 0;
759}
760
Uwe Hermann372eeb52007-12-04 21:49:06 +0000761static int enable_flash_mcp55(struct pci_dev *dev, const char *name)
Yinghai Luca782972007-01-22 20:21:17 +0000762{
Uwe Hermann372eeb52007-12-04 21:49:06 +0000763 uint8_t old, new, byte;
764 uint16_t word;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000765
Uwe Hermann372eeb52007-12-04 21:49:06 +0000766 /* Set the 0-16 MB enable bits. */
Uwe Hermanna7e05482007-05-09 10:17:44 +0000767 byte = pci_read_byte(dev, 0x88);
768 byte |= 0xff; /* 256K */
769 pci_write_byte(dev, 0x88, byte);
770 byte = pci_read_byte(dev, 0x8c);
771 byte |= 0xff; /* 1M */
772 pci_write_byte(dev, 0x8c, byte);
773 word = pci_read_word(dev, 0x90);
Carl-Daniel Hailfingerdca0ab12007-10-17 22:30:07 +0000774 word |= 0x7fff; /* 16M */
Uwe Hermanna7e05482007-05-09 10:17:44 +0000775 pci_write_word(dev, 0x90, word);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000776
Uwe Hermanna7e05482007-05-09 10:17:44 +0000777 old = pci_read_byte(dev, 0x6d);
778 new = old | 0x01;
779 if (new == old)
780 return 0;
781 pci_write_byte(dev, 0x6d, new);
Yinghai Luca782972007-01-22 20:21:17 +0000782
Uwe Hermanna7e05482007-05-09 10:17:44 +0000783 if (pci_read_byte(dev, 0x6d) != new) {
Uwe Hermann394131e2008-10-18 21:14:13 +0000784 printf("tried to set 0x%x to 0x%x on %s failed (WARNING ONLY)\n", 0x6d, new, name);
Uwe Hermanna7e05482007-05-09 10:17:44 +0000785 return -1;
786 }
Yinghai Luca782972007-01-22 20:21:17 +0000787
788 return 0;
Yinghai Luca782972007-01-22 20:21:17 +0000789}
790
Uwe Hermann372eeb52007-12-04 21:49:06 +0000791static int enable_flash_ht1000(struct pci_dev *dev, const char *name)
Stefan Reinauerc868b9e2007-06-05 10:28:39 +0000792{
Uwe Hermanne823ee02007-06-05 15:02:18 +0000793 uint8_t byte;
Stefan Reinauerc868b9e2007-06-05 10:28:39 +0000794
Uwe Hermanne823ee02007-06-05 15:02:18 +0000795 /* Set the 4MB enable bit. */
Stefan Reinauerc868b9e2007-06-05 10:28:39 +0000796 byte = pci_read_byte(dev, 0x41);
797 byte |= 0x0e;
798 pci_write_byte(dev, 0x41, byte);
799
800 byte = pci_read_byte(dev, 0x43);
Uwe Hermannffec5f32007-08-23 16:08:21 +0000801 byte |= (1 << 4);
Stefan Reinauerc868b9e2007-06-05 10:28:39 +0000802 pci_write_byte(dev, 0x43, byte);
803
Stefan Reinauerc868b9e2007-06-05 10:28:39 +0000804 return 0;
805}
806
Stefan Reinauer9a6d1762008-12-03 21:24:40 +0000807/**
808 * Usually on the x86 architectures (and on other PC-like platforms like some
809 * Alphas or Itanium) the system flash is mapped right below 4G. On the AMD
810 * Elan SC520 only a small piece of the system flash is mapped there, but the
811 * complete flash is mapped somewhere below 1G. The position can be determined
812 * by the BOOTCS PAR register.
813 */
814static int get_flashbase_sc520(struct pci_dev *dev, const char *name)
815{
816 int i, bootcs_found = 0;
817 uint32_t parx = 0;
818 void *mmcr;
819
820 /* 1. Map MMCR */
821 mmcr = mmap(0, getpagesize(), PROT_WRITE | PROT_READ,
822 MAP_SHARED, fd_mem, (off_t)0xFFFEF000);
823
824 if (mmcr == MAP_FAILED) {
825 perror("Can't mmap Elan SC520 specific registers using " MEM_DEV);
826 exit(1);
827 }
828
829 /* 2. Scan PAR0 (0x88) - PAR15 (0xc4) for
830 * BOOTCS region (PARx[31:29] = 100b)e
831 */
832 for (i = 0x88; i <= 0xc4; i += 4) {
833 parx = *(volatile uint32_t *)(mmcr + i);
834 if ((parx >> 29) == 4) {
835 bootcs_found = 1;
836 break; /* BOOTCS found */
837 }
838 }
839
840 /* 3. PARx[25] = 1b --> flashbase[29:16] = PARx[13:0]
841 * PARx[25] = 0b --> flashbase[29:12] = PARx[17:0]
842 */
843 if (bootcs_found) {
844 if (parx & (1 << 25)) {
845 parx &= (1 << 14) - 1; /* Mask [13:0] */
846 flashbase = parx << 16;
847 } else {
848 parx &= (1 << 18) - 1; /* Mask [17:0] */
849 flashbase = parx << 12;
850 }
851 } else {
852 printf("AMD Elan SC520 detected, but no BOOTCS. Assuming flash at 4G\n");
853 }
854
855 /* 4. Clean up */
856 munmap (mmcr, getpagesize());
857 return 0;
858}
859
Ollie Lhocbbf1252004-03-17 22:22:08 +0000860typedef struct penable {
Uwe Hermann372eeb52007-12-04 21:49:06 +0000861 uint16_t vendor, device;
862 const char *name;
863 int (*doit) (struct pci_dev *dev, const char *name);
Ollie Lhocbbf1252004-03-17 22:22:08 +0000864} FLASH_ENABLE;
865
Uwe Hermann372eeb52007-12-04 21:49:06 +0000866static const FLASH_ENABLE enables[] = {
Uwe Hermanneac10162008-03-13 18:52:51 +0000867 {0x1039, 0x0630, "SiS630", enable_flash_sis630},
Uwe Hermann87203452008-10-26 18:40:42 +0000868 {0x8086, 0x122e, "Intel PIIX", enable_flash_piix4},
Uwe Hermannc556d322008-10-28 11:50:05 +0000869 {0x8086, 0x1234, "Intel MPIIX", enable_flash_piix4},
Uwe Hermann87203452008-10-26 18:40:42 +0000870 {0x8086, 0x7000, "Intel PIIX3", enable_flash_piix4},
Uwe Hermanneac10162008-03-13 18:52:51 +0000871 {0x8086, 0x7110, "Intel PIIX4/4E/4M", enable_flash_piix4},
872 {0x8086, 0x7198, "Intel 440MX", enable_flash_piix4},
873 {0x8086, 0x2410, "Intel ICH", enable_flash_ich_4e},
874 {0x8086, 0x2420, "Intel ICH0", enable_flash_ich_4e},
875 {0x8086, 0x2440, "Intel ICH2", enable_flash_ich_4e},
876 {0x8086, 0x244c, "Intel ICH2-M", enable_flash_ich_4e},
877 {0x8086, 0x2480, "Intel ICH3-S", enable_flash_ich_4e},
878 {0x8086, 0x248c, "Intel ICH3-M", enable_flash_ich_4e},
879 {0x8086, 0x24c0, "Intel ICH4/ICH4-L", enable_flash_ich_4e},
880 {0x8086, 0x24cc, "Intel ICH4-M", enable_flash_ich_4e},
881 {0x8086, 0x24d0, "Intel ICH5/ICH5R", enable_flash_ich_4e},
Claus Gindharta00e2a02008-05-14 12:22:38 +0000882 {0x8086, 0x25a1, "Intel 6300ESB", enable_flash_ich_4e},
Sven Schnelleed2352b2009-01-07 12:11:13 +0000883 {0x8086, 0x2670, "Intel 631xESB/632xESB/3100", enable_flash_ich_dc},
Uwe Hermanneac10162008-03-13 18:52:51 +0000884 {0x8086, 0x2640, "Intel ICH6/ICH6R", enable_flash_ich_dc},
885 {0x8086, 0x2641, "Intel ICH6-M", enable_flash_ich_dc},
Ed Swierkb759db22008-10-29 14:54:36 +0000886 {0x8086, 0x5031, "Intel EP80579", enable_flash_ich7},
Carl-Daniel Hailfinger1b18b3c2008-05-16 14:39:39 +0000887 {0x8086, 0x27b0, "Intel ICH7DH", enable_flash_ich7},
888 {0x8086, 0x27b8, "Intel ICH7/ICH7R", enable_flash_ich7},
889 {0x8086, 0x27b9, "Intel ICH7M", enable_flash_ich7},
890 {0x8086, 0x27bd, "Intel ICH7MDH", enable_flash_ich7},
891 {0x8086, 0x2810, "Intel ICH8/ICH8R", enable_flash_ich8},
892 {0x8086, 0x2811, "Intel ICH8M-E", enable_flash_ich8},
893 {0x8086, 0x2812, "Intel ICH8DH", enable_flash_ich8},
894 {0x8086, 0x2814, "Intel ICH8DO", enable_flash_ich8},
895 {0x8086, 0x2815, "Intel ICH8M", enable_flash_ich8},
Carl-Daniel Hailfinger6dc1d3b2008-05-14 14:51:22 +0000896 {0x8086, 0x2912, "Intel ICH9DH", enable_flash_ich9},
897 {0x8086, 0x2914, "Intel ICH9DO", enable_flash_ich9},
898 {0x8086, 0x2916, "Intel ICH9R", enable_flash_ich9},
899 {0x8086, 0x2917, "Intel ICH9M-E", enable_flash_ich9},
900 {0x8086, 0x2918, "Intel ICH9", enable_flash_ich9},
901 {0x8086, 0x2919, "Intel ICH9M", enable_flash_ich9},
Carl-Daniel Hailfinger28ec74b2008-10-10 20:54:41 +0000902 {0x8086, 0x3a14, "Intel ICH10DO", enable_flash_ich10},
903 {0x8086, 0x3a16, "Intel ICH10R", enable_flash_ich10},
904 {0x8086, 0x3a18, "Intel ICH10", enable_flash_ich10},
905 {0x8086, 0x3a1a, "Intel ICH10D", enable_flash_ich10},
Uwe Hermanneac10162008-03-13 18:52:51 +0000906 {0x1106, 0x8231, "VIA VT8231", enable_flash_vt823x},
907 {0x1106, 0x3177, "VIA VT8235", enable_flash_vt823x},
908 {0x1106, 0x3227, "VIA VT8237", enable_flash_vt823x},
Rudolf Marek3fdbccf2008-06-30 21:38:30 +0000909 {0x1106, 0x3372, "VIA VT8237S", enable_flash_vt8237s_spi},
Uwe Hermanneac10162008-03-13 18:52:51 +0000910 {0x1106, 0x8324, "VIA CX700", enable_flash_vt823x},
Uwe Hermann190f8492008-10-25 18:03:50 +0000911 {0x1106, 0x0586, "VIA VT82C586A/B", enable_flash_amd8111},
912 {0x1106, 0x0686, "VIA VT82C686A/B", enable_flash_amd8111},
Uwe Hermanneac10162008-03-13 18:52:51 +0000913 {0x1078, 0x0100, "AMD CS5530(A)", enable_flash_cs5530},
914 {0x100b, 0x0510, "AMD SC1100", enable_flash_sc1100},
915 {0x1039, 0x0008, "SiS5595", enable_flash_sis5595},
916 {0x1022, 0x2080, "AMD CS5536", enable_flash_cs5536},
917 {0x1022, 0x7468, "AMD8111", enable_flash_amd8111},
Marc Jones3af487d2008-10-15 17:50:29 +0000918 {0x1002, 0x438D, "ATI(AMD) SB600", enable_flash_sb600},
Niels Ole Salscheiderf63c0dc2008-12-05 11:58:43 +0000919 {0x1002, 0x439d, "ATI(AMD) SB700", enable_flash_sb600},
Uwe Hermanneac10162008-03-13 18:52:51 +0000920 {0x10B9, 0x1533, "ALi M1533", enable_flash_ali_m1533},
921 {0x10de, 0x0050, "NVIDIA CK804", enable_flash_ck804}, /* LPC */
922 {0x10de, 0x0051, "NVIDIA CK804", enable_flash_ck804}, /* Pro */
923 /* Slave, should not be here, to fix known bug for A01. */
924 {0x10de, 0x00d3, "NVIDIA CK804", enable_flash_ck804},
925 {0x10de, 0x0260, "NVIDIA MCP51", enable_flash_ck804},
926 {0x10de, 0x0261, "NVIDIA MCP51", enable_flash_ck804},
927 {0x10de, 0x0262, "NVIDIA MCP51", enable_flash_ck804},
928 {0x10de, 0x0263, "NVIDIA MCP51", enable_flash_ck804},
929 {0x10de, 0x0360, "NVIDIA MCP55", enable_flash_mcp55}, /* M57SLI*/
930 {0x10de, 0x0361, "NVIDIA MCP55", enable_flash_mcp55}, /* LPC */
931 {0x10de, 0x0362, "NVIDIA MCP55", enable_flash_mcp55}, /* LPC */
932 {0x10de, 0x0363, "NVIDIA MCP55", enable_flash_mcp55}, /* LPC */
933 {0x10de, 0x0364, "NVIDIA MCP55", enable_flash_mcp55}, /* LPC */
934 {0x10de, 0x0365, "NVIDIA MCP55", enable_flash_mcp55}, /* LPC */
935 {0x10de, 0x0366, "NVIDIA MCP55", enable_flash_mcp55}, /* LPC */
936 {0x10de, 0x0367, "NVIDIA MCP55", enable_flash_mcp55}, /* Pro */
Stefan Reinauer7f274642008-07-05 09:48:30 +0000937 {0x10de, 0x0548, "NVIDIA MCP67", enable_flash_mcp55},
Uwe Hermanneac10162008-03-13 18:52:51 +0000938 {0x1002, 0x4377, "ATI SB400", enable_flash_sb400},
939 {0x1166, 0x0205, "Broadcom HT-1000", enable_flash_ht1000},
Stefan Reinauer9a6d1762008-12-03 21:24:40 +0000940 {0x1022, 0x3000, "AMD Elan SC520", get_flashbase_sc520},
Sven Schnelleb5d677b2009-01-07 12:15:46 +0000941 {0x1022, 0x7440, "AMD AMD-768", enable_flash_amd8111},
Ollie Lhocbbf1252004-03-17 22:22:08 +0000942};
Ollie Lho761bf1b2004-03-20 16:46:10 +0000943
Uwe Hermanne5ac1642008-03-12 11:54:51 +0000944void print_supported_chipsets(void)
945{
946 int i;
947
948 printf("\nSupported chipsets:\n\n");
949
950 for (i = 0; i < ARRAY_SIZE(enables); i++)
951 printf("%s (%04x:%04x)\n", enables[i].name,
952 enables[i].vendor, enables[i].device);
953}
954
Uwe Hermanna7e05482007-05-09 10:17:44 +0000955int chipset_flash_enable(void)
Ollie Lhocbbf1252004-03-17 22:22:08 +0000956{
Uwe Hermanna7e05482007-05-09 10:17:44 +0000957 struct pci_dev *dev = 0;
Uwe Hermann372eeb52007-12-04 21:49:06 +0000958 int ret = -2; /* Nothing! */
Uwe Hermanna7e05482007-05-09 10:17:44 +0000959 int i;
Ollie Lhocbbf1252004-03-17 22:22:08 +0000960
Uwe Hermann372eeb52007-12-04 21:49:06 +0000961 /* Now let's try to find the chipset we have... */
Uwe Hermanne5ac1642008-03-12 11:54:51 +0000962 for (i = 0; i < ARRAY_SIZE(enables); i++) {
Uwe Hermanna7e05482007-05-09 10:17:44 +0000963 dev = pci_dev_find(enables[i].vendor, enables[i].device);
964 if (dev)
965 break;
Ollie Lhocbbf1252004-03-17 22:22:08 +0000966 }
967
Uwe Hermanna7e05482007-05-09 10:17:44 +0000968 if (dev) {
Uwe Hermanna502dce2007-10-17 23:55:15 +0000969 printf("Found chipset \"%s\", enabling flash write... ",
Uwe Hermanna7e05482007-05-09 10:17:44 +0000970 enables[i].name);
971
972 ret = enables[i].doit(dev, enables[i].name);
973 if (ret)
Uwe Hermanna502dce2007-10-17 23:55:15 +0000974 printf("FAILED!\n");
Uwe Hermanna7e05482007-05-09 10:17:44 +0000975 else
Uwe Hermannac309342007-10-10 17:42:20 +0000976 printf("OK.\n");
Uwe Hermanna7e05482007-05-09 10:17:44 +0000977 }
978
979 return ret;
Ollie Lhocbbf1252004-03-17 22:22:08 +0000980}