blob: 62c567ceeed523fdcfeb0007daadc72596520dc7 [file] [log] [blame]
Adam Kaufman064b1f22007-02-06 19:47:50 +00001/*
Uwe Hermannd1107642007-08-29 17:52:32 +00002 * This file is part of the flashrom project.
Adam Kaufman064b1f22007-02-06 19:47:50 +00003 *
Uwe Hermannd22a1d42007-09-09 20:21:05 +00004 * Copyright (C) 2000 Silicon Integrated System Corporation
5 * Copyright (C) 2000 Ronald G. Minnich <rminnich@gmail.com>
Stefan Reinauer8fa64812009-08-12 09:27:45 +00006 * Copyright (C) 2005-2009 coresystems GmbH
Carl-Daniel Hailfingera0a6ae92009-06-15 12:10:57 +00007 * Copyright (C) 2006-2009 Carl-Daniel Hailfinger
Adam Kaufman064b1f22007-02-06 19:47:50 +00008 *
Uwe Hermannd1107642007-08-29 17:52:32 +00009 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
Adam Kaufman064b1f22007-02-06 19:47:50 +000013 *
Uwe Hermannd1107642007-08-29 17:52:32 +000014 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
Adam Kaufman064b1f22007-02-06 19:47:50 +000018 *
Uwe Hermannd1107642007-08-29 17:52:32 +000019 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
Adam Kaufman064b1f22007-02-06 19:47:50 +000022 */
23
Ronald G. Minnicheaab50b2003-09-12 22:41:53 +000024#ifndef __FLASH_H__
25#define __FLASH_H__ 1
26
Ollie Lho184a4042005-11-26 21:55:36 +000027#include <stdint.h>
Carl-Daniel Hailfingerdd128c92010-06-03 00:49:50 +000028#include <stddef.h>
Carl-Daniel Hailfinger5d5c0722009-12-14 03:32:24 +000029#include "hwaccess.h"
Patrick Georgie48654c2010-01-06 22:14:39 +000030#ifdef _WIN32
31#include <windows.h>
32#undef min
33#undef max
34#endif
Andriy Gapon65c1b862008-05-22 13:22:45 +000035
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +000036typedef unsigned long chipaddr;
37
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000038enum programmer {
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000039#if CONFIG_INTERNAL == 1
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000040 PROGRAMMER_INTERNAL,
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +000041#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000042#if CONFIG_DUMMY == 1
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000043 PROGRAMMER_DUMMY,
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +000044#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000045#if CONFIG_NIC3COM == 1
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000046 PROGRAMMER_NIC3COM,
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +000047#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000048#if CONFIG_NICREALTEK == 1
Joerg Fischer5665ef32010-05-21 21:54:07 +000049 PROGRAMMER_NICREALTEK,
50 PROGRAMMER_NICREALTEK2,
51#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000052#if CONFIG_GFXNVIDIA == 1
Uwe Hermann2bc98f62009-09-30 18:29:55 +000053 PROGRAMMER_GFXNVIDIA,
54#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000055#if CONFIG_DRKAISER == 1
TURBO Jb0912c02009-09-02 23:00:46 +000056 PROGRAMMER_DRKAISER,
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +000057#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000058#if CONFIG_SATASII == 1
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000059 PROGRAMMER_SATASII,
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +000060#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000061#if CONFIG_ATAHPT == 1
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000062 PROGRAMMER_ATAHPT,
63#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000064#if CONFIG_INTERNAL == 1
Carl-Daniel Hailfingercceafa22010-05-26 01:45:41 +000065#if defined(__i386__) || defined(__x86_64__)
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000066 PROGRAMMER_IT87SPI,
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +000067#endif
Carl-Daniel Hailfingercceafa22010-05-26 01:45:41 +000068#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000069#if CONFIG_FT2232_SPI == 1
70 PROGRAMMER_FT2232_SPI,
Carl-Daniel Hailfinger3426ef62009-08-19 13:27:58 +000071#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000072#if CONFIG_SERPROG == 1
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000073 PROGRAMMER_SERPROG,
Carl-Daniel Hailfinger6be74112009-08-12 16:17:41 +000074#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000075#if CONFIG_BUSPIRATE_SPI == 1
76 PROGRAMMER_BUSPIRATE_SPI,
Carl-Daniel Hailfinger5cca01f2009-11-24 00:20:03 +000077#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +000078#if CONFIG_DEDIPROG == 1
Carl-Daniel Hailfingerd38fac82010-01-19 11:15:48 +000079 PROGRAMMER_DEDIPROG,
80#endif
Carl-Daniel Hailfinger37fc4692009-08-12 14:34:35 +000081 PROGRAMMER_INVALID /* This must always be the last entry. */
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000082};
83
84extern enum programmer programmer;
Carl-Daniel Hailfinger702218d2009-05-08 17:43:22 +000085
86struct programmer_entry {
87 const char *vendor;
88 const char *name;
89
90 int (*init) (void);
91 int (*shutdown) (void);
92
Uwe Hermannd1129ac2009-05-28 15:07:42 +000093 void * (*map_flash_region) (const char *descr, unsigned long phys_addr,
94 size_t len);
Carl-Daniel Hailfinger1455b2b2009-05-11 14:13:25 +000095 void (*unmap_flash_region) (void *virt_addr, size_t len);
96
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +000097 void (*chip_writeb) (uint8_t val, chipaddr addr);
98 void (*chip_writew) (uint16_t val, chipaddr addr);
99 void (*chip_writel) (uint32_t val, chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000100 void (*chip_writen) (uint8_t *buf, chipaddr addr, size_t len);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000101 uint8_t (*chip_readb) (const chipaddr addr);
102 uint16_t (*chip_readw) (const chipaddr addr);
103 uint32_t (*chip_readl) (const chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000104 void (*chip_readn) (uint8_t *buf, const chipaddr addr, size_t len);
Carl-Daniel Hailfingerca8bfc62009-06-05 17:48:08 +0000105 void (*delay) (int usecs);
Carl-Daniel Hailfinger702218d2009-05-08 17:43:22 +0000106};
107
108extern const struct programmer_entry programmer_table[];
109
Carl-Daniel Hailfingercc389fc2010-02-14 01:20:28 +0000110int register_shutdown(void (*function) (void *data), void *data);
111
Uwe Hermann09e04f72009-05-16 22:36:00 +0000112int programmer_init(void);
113int programmer_shutdown(void);
114void *programmer_map_flash_region(const char *descr, unsigned long phys_addr,
115 size_t len);
116void programmer_unmap_flash_region(void *virt_addr, size_t len);
117void chip_writeb(uint8_t val, chipaddr addr);
118void chip_writew(uint16_t val, chipaddr addr);
119void chip_writel(uint32_t val, chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000120void chip_writen(uint8_t *buf, chipaddr addr, size_t len);
Uwe Hermann09e04f72009-05-16 22:36:00 +0000121uint8_t chip_readb(const chipaddr addr);
122uint16_t chip_readw(const chipaddr addr);
123uint32_t chip_readl(const chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000124void chip_readn(uint8_t *buf, const chipaddr addr, size_t len);
Carl-Daniel Hailfingerca8bfc62009-06-05 17:48:08 +0000125void programmer_delay(int usecs);
Carl-Daniel Hailfinger61a8bd22009-03-05 19:24:22 +0000126
Carl-Daniel Hailfinger3a4781e2009-10-01 14:51:25 +0000127enum bitbang_spi_master {
128 BITBANG_SPI_INVALID /* This must always be the last entry. */
Carl-Daniel Hailfinger547872b2009-09-28 13:15:16 +0000129};
130
Carl-Daniel Hailfinger3a4781e2009-10-01 14:51:25 +0000131extern const int bitbang_spi_master_count;
Carl-Daniel Hailfinger547872b2009-09-28 13:15:16 +0000132
Carl-Daniel Hailfinger3a4781e2009-10-01 14:51:25 +0000133extern enum bitbang_spi_master bitbang_spi_master;
Carl-Daniel Hailfinger547872b2009-09-28 13:15:16 +0000134
Carl-Daniel Hailfinger3a4781e2009-10-01 14:51:25 +0000135struct bitbang_spi_master_entry {
Carl-Daniel Hailfinger547872b2009-09-28 13:15:16 +0000136 void (*set_cs) (int val);
137 void (*set_sck) (int val);
138 void (*set_mosi) (int val);
139 int (*get_miso) (void);
140};
141
Uwe Hermanne5ac1642008-03-12 11:54:51 +0000142#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))
143
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000144enum chipbustype {
Carl-Daniel Hailfinger3504b532009-06-01 00:02:11 +0000145 CHIP_BUSTYPE_NONE = 0,
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000146 CHIP_BUSTYPE_PARALLEL = 1 << 0,
147 CHIP_BUSTYPE_LPC = 1 << 1,
148 CHIP_BUSTYPE_FWH = 1 << 2,
149 CHIP_BUSTYPE_SPI = 1 << 3,
150 CHIP_BUSTYPE_NONSPI = CHIP_BUSTYPE_PARALLEL | CHIP_BUSTYPE_LPC | CHIP_BUSTYPE_FWH,
151 CHIP_BUSTYPE_UNKNOWN = CHIP_BUSTYPE_PARALLEL | CHIP_BUSTYPE_LPC | CHIP_BUSTYPE_FWH | CHIP_BUSTYPE_SPI,
152};
153
Carl-Daniel Hailfingerf38431a2009-09-05 02:30:58 +0000154/*
155 * How many different contiguous runs of erase blocks with one size each do
156 * we have for a given erase function?
157 */
158#define NUM_ERASEREGIONS 5
159
160/*
161 * How many different erase functions do we have per chip?
162 */
163#define NUM_ERASEFUNCTIONS 5
164
Carl-Daniel Hailfinger4bf4e792010-01-09 03:15:50 +0000165#define FEATURE_REGISTERMAP (1 << 0)
166#define FEATURE_BYTEWRITES (1 << 1)
Sean Nelson35727f72010-01-28 23:55:12 +0000167#define FEATURE_LONG_RESET (0 << 4)
168#define FEATURE_SHORT_RESET (1 << 4)
169#define FEATURE_EITHER_RESET FEATURE_LONG_RESET
Carl-Daniel Hailfinger4bf4e792010-01-09 03:15:50 +0000170#define FEATURE_ADDR_FULL (0 << 2)
171#define FEATURE_ADDR_MASK (3 << 2)
Sean Nelson35727f72010-01-28 23:55:12 +0000172#define FEATURE_ADDR_2AA (1 << 2)
173#define FEATURE_ADDR_AAA (2 << 2)
Michael Karcherad0010a2010-04-03 10:27:08 +0000174#define FEATURE_ADDR_SHIFTED (1 << 5)
Sean Nelsonc57a9202010-01-04 17:15:23 +0000175
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000176struct flashchip {
Uwe Hermann76158682008-03-14 23:55:58 +0000177 const char *vendor;
Uwe Hermann372eeb52007-12-04 21:49:06 +0000178 const char *name;
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000179
180 enum chipbustype bustype;
181
Uwe Hermann394131e2008-10-18 21:14:13 +0000182 /*
183 * With 32bit manufacture_id and model_id we can cover IDs up to
Carl-Daniel Hailfingerae8afa92007-12-31 01:49:00 +0000184 * (including) the 4th bank of JEDEC JEP106W Standard Manufacturer's
185 * Identification code.
186 */
187 uint32_t manufacture_id;
188 uint32_t model_id;
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000189
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000190 int total_size;
191 int page_size;
Sean Nelsonc57a9202010-01-04 17:15:23 +0000192 int feature_bits;
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000193
Uwe Hermann394131e2008-10-18 21:14:13 +0000194 /*
195 * Indicate if flashrom has been tested with this flash chip and if
Peter Stuge1159d582008-05-03 04:34:37 +0000196 * everything worked correctly.
197 */
198 uint32_t tested;
199
Uwe Hermann0b7afe62007-04-01 19:44:21 +0000200 int (*probe) (struct flashchip *flash);
Maciej Pijankac6e11112009-06-03 14:46:22 +0000201
202 /* Delay after "enter/exit ID mode" commands in microseconds. */
203 int probe_timing;
Carl-Daniel Hailfingerf38431a2009-09-05 02:30:58 +0000204
205 /*
Carl-Daniel Hailfinger63ce4bb2009-12-22 13:04:53 +0000206 * Erase blocks and associated erase function. Any chip erase function
207 * is stored as chip-sized virtual block together with said function.
Carl-Daniel Hailfingerf38431a2009-09-05 02:30:58 +0000208 */
209 struct block_eraser {
210 struct eraseblock{
211 unsigned int size; /* Eraseblock size */
212 unsigned int count; /* Number of contiguous blocks with that size */
213 } eraseblocks[NUM_ERASEREGIONS];
214 int (*block_erase) (struct flashchip *flash, unsigned int blockaddr, unsigned int blocklen);
215 } block_erasers[NUM_ERASEFUNCTIONS];
216
Sean Nelson6e0b9122010-02-19 00:52:10 +0000217 int (*printlock) (struct flashchip *flash);
218 int (*unlock) (struct flashchip *flash);
Uwe Hermann0b7afe62007-04-01 19:44:21 +0000219 int (*write) (struct flashchip *flash, uint8_t *buf);
Carl-Daniel Hailfingercbf563c2009-06-16 08:55:44 +0000220 int (*read) (struct flashchip *flash, uint8_t *buf, int start, int len);
Ronald G. Minnicheaab50b2003-09-12 22:41:53 +0000221
Uwe Hermann372eeb52007-12-04 21:49:06 +0000222 /* Some flash devices have an additional register space. */
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000223 chipaddr virtual_memory;
224 chipaddr virtual_registers;
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000225};
226
Peter Stuge1159d582008-05-03 04:34:37 +0000227#define TEST_UNTESTED 0
228
Uwe Hermannd1129ac2009-05-28 15:07:42 +0000229#define TEST_OK_PROBE (1 << 0)
230#define TEST_OK_READ (1 << 1)
231#define TEST_OK_ERASE (1 << 2)
232#define TEST_OK_WRITE (1 << 3)
233#define TEST_OK_PR (TEST_OK_PROBE | TEST_OK_READ)
234#define TEST_OK_PRE (TEST_OK_PROBE | TEST_OK_READ | TEST_OK_ERASE)
Carl-Daniel Hailfingera06287c2009-09-23 22:01:33 +0000235#define TEST_OK_PRW (TEST_OK_PROBE | TEST_OK_READ | TEST_OK_WRITE)
Uwe Hermannd1129ac2009-05-28 15:07:42 +0000236#define TEST_OK_PREW (TEST_OK_PROBE | TEST_OK_READ | TEST_OK_ERASE | TEST_OK_WRITE)
Peter Stuge1159d582008-05-03 04:34:37 +0000237#define TEST_OK_MASK 0x0f
238
Uwe Hermannd1129ac2009-05-28 15:07:42 +0000239#define TEST_BAD_PROBE (1 << 4)
240#define TEST_BAD_READ (1 << 5)
241#define TEST_BAD_ERASE (1 << 6)
242#define TEST_BAD_WRITE (1 << 7)
243#define TEST_BAD_PREW (TEST_BAD_PROBE | TEST_BAD_READ | TEST_BAD_ERASE | TEST_BAD_WRITE)
Peter Stuge1159d582008-05-03 04:34:37 +0000244#define TEST_BAD_MASK 0xf0
245
Maciej Pijankac6e11112009-06-03 14:46:22 +0000246/* Timing used in probe routines. ZERO is -2 to differentiate between an unset
247 * field and zero delay.
248 *
249 * SPI devices will always have zero delay and ignore this field.
250 */
251#define TIMING_FIXME -1
252/* this is intentionally same value as fixme */
253#define TIMING_IGNORED -1
254#define TIMING_ZERO -2
255
Ollie Lho184a4042005-11-26 21:55:36 +0000256extern struct flashchip flashchips[];
257
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000258#if CONFIG_INTERNAL == 1
Uwe Hermann05fab752009-05-16 23:42:17 +0000259struct penable {
260 uint16_t vendor_id;
261 uint16_t device_id;
262 int status;
263 const char *vendor_name;
264 const char *device_name;
265 int (*doit) (struct pci_dev *dev, const char *name);
266};
267
268extern const struct penable chipset_enables[];
269
270struct board_pciid_enable {
271 /* Any device, but make it sensible, like the ISA bridge. */
272 uint16_t first_vendor;
273 uint16_t first_device;
274 uint16_t first_card_vendor;
275 uint16_t first_card_device;
276
277 /* Any device, but make it sensible, like
278 * the host bridge. May be NULL.
279 */
280 uint16_t second_vendor;
281 uint16_t second_device;
282 uint16_t second_card_vendor;
283 uint16_t second_card_device;
284
Michael Karcher6701ee82010-01-20 14:14:11 +0000285 /* Pattern to match DMI entries */
286 const char *dmi_pattern;
287
Uwe Hermann05fab752009-05-16 23:42:17 +0000288 /* The vendor / part name from the coreboot table. */
289 const char *lb_vendor;
290 const char *lb_part;
291
292 const char *vendor_name;
293 const char *board_name;
294
Luc Verhaegen93938c32010-01-20 14:45:03 +0000295 int max_rom_decode_parallel;
Michael Karcher0bdc0922010-02-28 01:33:48 +0000296 int status;
Uwe Hermann05fab752009-05-16 23:42:17 +0000297 int (*enable) (const char *name);
298};
299
300extern struct board_pciid_enable board_pciid_enables[];
301
302struct board_info {
303 const char *vendor;
304 const char *name;
Peter Lemenkov4adf8a62010-06-01 10:13:17 +0000305 const int working;
306#ifdef CONFIG_PRINT_WIKI
307 const char *url;
308 const char *note;
309#endif
Uwe Hermann05fab752009-05-16 23:42:17 +0000310};
311
Peter Lemenkov4adf8a62010-06-01 10:13:17 +0000312extern const struct board_info boards_known[];
313extern const struct board_info laptops_known[];
314
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000315#endif
Uwe Hermann05fab752009-05-16 23:42:17 +0000316
Uwe Hermann372eeb52007-12-04 21:49:06 +0000317/* udelay.c */
Carl-Daniel Hailfingerca8bfc62009-06-05 17:48:08 +0000318void myusec_delay(int usecs);
Carl-Daniel Hailfinger43634392009-05-01 12:22:17 +0000319void myusec_calibrate_delay(void);
Carl-Daniel Hailfinger36cc1c82009-12-24 03:11:55 +0000320void internal_delay(int usecs);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000321
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000322#if NEED_PCI == 1
Uwe Hermann515ab3d2009-05-15 17:02:34 +0000323/* pcidev.c */
Rudolf Marek68720c72009-05-17 19:39:27 +0000324
Uwe Hermann515ab3d2009-05-15 17:02:34 +0000325extern uint32_t io_base_addr;
326extern struct pci_access *pacc;
Uwe Hermann8403ccb2009-05-16 21:39:19 +0000327extern struct pci_dev *pcidev_dev;
Uwe Hermann515ab3d2009-05-15 17:02:34 +0000328struct pcidev_status {
329 uint16_t vendor_id;
330 uint16_t device_id;
331 int status;
332 const char *vendor_name;
333 const char *device_name;
334};
TURBO Jb0912c02009-09-02 23:00:46 +0000335uint32_t pcidev_validate(struct pci_dev *dev, uint32_t bar, struct pcidev_status *devs);
336uint32_t pcidev_init(uint16_t vendor_id, uint32_t bar, struct pcidev_status *devs, char *pcidev_bdf);
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000337#endif
Uwe Hermannba290d12009-06-17 12:07:12 +0000338
339/* print.c */
340char *flashbuses_to_text(enum chipbustype bustype);
Carl-Daniel Hailfingerf5292052009-11-17 09:57:34 +0000341void print_supported(void);
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000342#if CONFIG_NIC3COM+CONFIG_NICREALTEK+CONFIG_GFXNVIDIA+CONFIG_DRKAISER+CONFIG_SATASII+CONFIG_ATAHPT >= 1
Uwe Hermann515ab3d2009-05-15 17:02:34 +0000343void print_supported_pcidevs(struct pcidev_status *devs);
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000344#endif
Carl-Daniel Hailfingerf5292052009-11-17 09:57:34 +0000345void print_supported_wiki(void);
Uwe Hermann515ab3d2009-05-15 17:02:34 +0000346
Uwe Hermann372eeb52007-12-04 21:49:06 +0000347/* board_enable.c */
Peter Stuge9d9399c2009-01-26 02:34:51 +0000348void w836xx_ext_enter(uint16_t port);
349void w836xx_ext_leave(uint16_t port);
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +0000350uint8_t sio_read(uint16_t port, uint8_t reg);
351void sio_write(uint16_t port, uint8_t reg, uint8_t data);
352void sio_mask(uint16_t port, uint8_t reg, uint8_t data, uint8_t mask);
Uwe Hermann372eeb52007-12-04 21:49:06 +0000353int board_flash_enable(const char *vendor, const char *part);
Adam Kaufman064b1f22007-02-06 19:47:50 +0000354
Uwe Hermann372eeb52007-12-04 21:49:06 +0000355/* chipset_enable.c */
356int chipset_flash_enable(void);
Stefan Reinauer9a6d1762008-12-03 21:24:40 +0000357
Carl-Daniel Hailfingerb5b161b2010-06-04 19:05:39 +0000358/* processor_enable.c */
359int processor_flash_enable(void);
360
Stefan Reinauer0593f212009-01-26 01:10:48 +0000361/* physmap.c */
362void *physmap(const char *descr, unsigned long phys_addr, size_t len);
Carl-Daniel Hailfingerbaaffe02010-02-02 11:09:03 +0000363void *physmap_try_ro(const char *descr, unsigned long phys_addr, size_t len);
Stefan Reinauer0593f212009-01-26 01:10:48 +0000364void physunmap(void *virt_addr, size_t len);
Stefan Reinauer8fa64812009-08-12 09:27:45 +0000365int setup_cpu_msr(int cpu);
366void cleanup_cpu_msr(void);
Carl-Daniel Hailfinger5d5c0722009-12-14 03:32:24 +0000367
368/* cbtable.c */
369void lb_vendor_dev_from_string(char *boardstring);
370int coreboot_init(void);
371extern char *lb_part, *lb_vendor;
372extern int partvendor_from_cbtable;
Stefan Reinauer0593f212009-01-26 01:10:48 +0000373
Michael Karcher6701ee82010-01-20 14:14:11 +0000374/* dmi.c */
375extern int has_dmi_support;
376void dmi_init(void);
377int dmi_match(const char *pattern);
378
Carl-Daniel Hailfinger702218d2009-05-08 17:43:22 +0000379/* internal.c */
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000380#if NEED_PCI == 1
Carl-Daniel Hailfinger14e100c2009-12-22 23:42:04 +0000381struct superio {
382 uint16_t vendor;
383 uint16_t port;
384 uint16_t model;
385};
386extern struct superio superio;
387#define SUPERIO_VENDOR_NONE 0x0
388#define SUPERIO_VENDOR_ITE 0x1
Uwe Hermann2cac6862009-05-16 22:05:42 +0000389struct pci_dev *pci_dev_find_filter(struct pci_filter filter);
Carl-Daniel Hailfinger9f46cfc2009-11-15 17:13:29 +0000390struct pci_dev *pci_dev_find_vendorclass(uint16_t vendor, uint16_t class);
Uwe Hermann2cac6862009-05-16 22:05:42 +0000391struct pci_dev *pci_dev_find(uint16_t vendor, uint16_t device);
392struct pci_dev *pci_card_find(uint16_t vendor, uint16_t device,
393 uint16_t card_vendor, uint16_t card_device);
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000394#endif
Carl-Daniel Hailfinger3b7e75a2009-05-14 21:41:10 +0000395void get_io_perms(void);
Carl-Daniel Hailfingerdb41c592009-08-09 21:50:24 +0000396void release_io_perms(void);
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000397#if CONFIG_INTERNAL == 1
Michael Karcher8c1df282010-02-26 09:51:20 +0000398extern int is_laptop;
Michael Karcher0bdc0922010-02-28 01:33:48 +0000399extern int force_boardenable;
Carl-Daniel Hailfinger27023762010-04-28 15:22:14 +0000400extern int force_boardmismatch;
Carl-Daniel Hailfinger14e100c2009-12-22 23:42:04 +0000401void probe_superio(void);
Carl-Daniel Hailfinger702218d2009-05-08 17:43:22 +0000402int internal_init(void);
403int internal_shutdown(void);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000404void internal_chip_writeb(uint8_t val, chipaddr addr);
405void internal_chip_writew(uint16_t val, chipaddr addr);
406void internal_chip_writel(uint32_t val, chipaddr addr);
407uint8_t internal_chip_readb(const chipaddr addr);
408uint16_t internal_chip_readw(const chipaddr addr);
409uint32_t internal_chip_readl(const chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000410void internal_chip_readn(uint8_t *buf, const chipaddr addr, size_t len);
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000411#endif
Carl-Daniel Hailfinger78185dc2009-05-17 15:49:24 +0000412void mmio_writeb(uint8_t val, void *addr);
413void mmio_writew(uint16_t val, void *addr);
414void mmio_writel(uint32_t val, void *addr);
415uint8_t mmio_readb(void *addr);
416uint16_t mmio_readw(void *addr);
417uint32_t mmio_readl(void *addr);
Carl-Daniel Hailfingercceafa22010-05-26 01:45:41 +0000418void mmio_le_writeb(uint8_t val, void *addr);
419void mmio_le_writew(uint16_t val, void *addr);
420void mmio_le_writel(uint32_t val, void *addr);
421uint8_t mmio_le_readb(void *addr);
422uint16_t mmio_le_readw(void *addr);
423uint32_t mmio_le_readl(void *addr);
Carl-Daniel Hailfingercc1802d2010-01-06 10:21:00 +0000424
425/* programmer.c */
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +0000426int noop_shutdown(void);
Uwe Hermannc6915932009-05-17 23:12:17 +0000427void *fallback_map(const char *descr, unsigned long phys_addr, size_t len);
428void fallback_unmap(void *virt_addr, size_t len);
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +0000429uint8_t noop_chip_readb(const chipaddr addr);
430void noop_chip_writeb(uint8_t val, chipaddr addr);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000431void fallback_chip_writew(uint16_t val, chipaddr addr);
432void fallback_chip_writel(uint32_t val, chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000433void fallback_chip_writen(uint8_t *buf, chipaddr addr, size_t len);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000434uint16_t fallback_chip_readw(const chipaddr addr);
435uint32_t fallback_chip_readl(const chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000436void fallback_chip_readn(uint8_t *buf, const chipaddr addr, size_t len);
Carl-Daniel Hailfinger702218d2009-05-08 17:43:22 +0000437
Carl-Daniel Hailfingerc3129202009-05-09 00:54:55 +0000438/* dummyflasher.c */
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000439#if CONFIG_DUMMY == 1
Carl-Daniel Hailfingerc3129202009-05-09 00:54:55 +0000440int dummy_init(void);
441int dummy_shutdown(void);
Carl-Daniel Hailfinger1455b2b2009-05-11 14:13:25 +0000442void *dummy_map(const char *descr, unsigned long phys_addr, size_t len);
443void dummy_unmap(void *virt_addr, size_t len);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000444void dummy_chip_writeb(uint8_t val, chipaddr addr);
445void dummy_chip_writew(uint16_t val, chipaddr addr);
446void dummy_chip_writel(uint32_t val, chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000447void dummy_chip_writen(uint8_t *buf, chipaddr addr, size_t len);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000448uint8_t dummy_chip_readb(const chipaddr addr);
449uint16_t dummy_chip_readw(const chipaddr addr);
450uint32_t dummy_chip_readl(const chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000451void dummy_chip_readn(uint8_t *buf, const chipaddr addr, size_t len);
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000452int dummy_spi_send_command(unsigned int writecnt, unsigned int readcnt,
Carl-Daniel Hailfingerbfe2e0c2009-05-14 12:59:36 +0000453 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000454#endif
Carl-Daniel Hailfingerc3129202009-05-09 00:54:55 +0000455
Uwe Hermannb4dcb712009-05-13 11:36:06 +0000456/* nic3com.c */
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000457#if CONFIG_NIC3COM == 1
Uwe Hermannb4dcb712009-05-13 11:36:06 +0000458int nic3com_init(void);
459int nic3com_shutdown(void);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000460void nic3com_chip_writeb(uint8_t val, chipaddr addr);
461uint8_t nic3com_chip_readb(const chipaddr addr);
Uwe Hermann515ab3d2009-05-15 17:02:34 +0000462extern struct pcidev_status nics_3com[];
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000463#endif
Uwe Hermannb4dcb712009-05-13 11:36:06 +0000464
Uwe Hermann2bc98f62009-09-30 18:29:55 +0000465/* gfxnvidia.c */
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000466#if CONFIG_GFXNVIDIA == 1
Uwe Hermann2bc98f62009-09-30 18:29:55 +0000467int gfxnvidia_init(void);
468int gfxnvidia_shutdown(void);
469void gfxnvidia_chip_writeb(uint8_t val, chipaddr addr);
470uint8_t gfxnvidia_chip_readb(const chipaddr addr);
471extern struct pcidev_status gfx_nvidia[];
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000472#endif
Uwe Hermann2bc98f62009-09-30 18:29:55 +0000473
TURBO Jb0912c02009-09-02 23:00:46 +0000474/* drkaiser.c */
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000475#if CONFIG_DRKAISER == 1
TURBO Jb0912c02009-09-02 23:00:46 +0000476int drkaiser_init(void);
477int drkaiser_shutdown(void);
478void drkaiser_chip_writeb(uint8_t val, chipaddr addr);
479uint8_t drkaiser_chip_readb(const chipaddr addr);
480extern struct pcidev_status drkaiser_pcidev[];
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000481#endif
TURBO Jb0912c02009-09-02 23:00:46 +0000482
Joerg Fischer5665ef32010-05-21 21:54:07 +0000483/* nicrealtek.c */
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000484#if CONFIG_NICREALTEK == 1
Joerg Fischer5665ef32010-05-21 21:54:07 +0000485int nicrealtek_init(void);
486int nicsmc1211_init(void);
487int nicrealtek_shutdown(void);
488void nicrealtek_chip_writeb(uint8_t val, chipaddr addr);
489uint8_t nicrealtek_chip_readb(const chipaddr addr);
490extern struct pcidev_status nics_realtek[];
491extern struct pcidev_status nics_realteksmc1211[];
492#endif
493
494
Rudolf Marek68720c72009-05-17 19:39:27 +0000495/* satasii.c */
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000496#if CONFIG_SATASII == 1
Rudolf Marek68720c72009-05-17 19:39:27 +0000497int satasii_init(void);
498int satasii_shutdown(void);
Rudolf Marek68720c72009-05-17 19:39:27 +0000499void satasii_chip_writeb(uint8_t val, chipaddr addr);
500uint8_t satasii_chip_readb(const chipaddr addr);
501extern struct pcidev_status satas_sii[];
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000502#endif
Rudolf Marek68720c72009-05-17 19:39:27 +0000503
Uwe Hermannddd5c9e2010-02-21 21:17:00 +0000504/* atahpt.c */
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000505#if CONFIG_ATAHPT == 1
Uwe Hermannddd5c9e2010-02-21 21:17:00 +0000506int atahpt_init(void);
507int atahpt_shutdown(void);
508void atahpt_chip_writeb(uint8_t val, chipaddr addr);
509uint8_t atahpt_chip_readb(const chipaddr addr);
510extern struct pcidev_status ata_hpt[];
511#endif
512
Paul Fox05dfbe62009-06-16 21:08:06 +0000513/* ft2232_spi.c */
Carl-Daniel Hailfingerfeea2722009-07-01 00:02:23 +0000514#define FTDI_FT2232H 0x6010
515#define FTDI_FT4232H 0x6011
Paul Fox05dfbe62009-06-16 21:08:06 +0000516int ft2232_spi_init(void);
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000517int ft2232_spi_send_command(unsigned int writecnt, unsigned int readcnt, const unsigned char *writearr, unsigned char *readarr);
Paul Fox05dfbe62009-06-16 21:08:06 +0000518int ft2232_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
Paul Fox05dfbe62009-06-16 21:08:06 +0000519int ft2232_spi_write_256(struct flashchip *flash, uint8_t *buf);
520
Carl-Daniel Hailfinger547872b2009-09-28 13:15:16 +0000521/* bitbang_spi.c */
Carl-Daniel Hailfinger3a4781e2009-10-01 14:51:25 +0000522extern int bitbang_spi_half_period;
523extern const struct bitbang_spi_master_entry bitbang_spi_master_table[];
Carl-Daniel Hailfinger547872b2009-09-28 13:15:16 +0000524int bitbang_spi_init(void);
525int bitbang_spi_send_command(unsigned int writecnt, unsigned int readcnt, const unsigned char *writearr, unsigned char *readarr);
526int bitbang_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
527int bitbang_spi_write_256(struct flashchip *flash, uint8_t *buf);
528
Carl-Daniel Hailfinger5cca01f2009-11-24 00:20:03 +0000529/* buspirate_spi.c */
Carl-Daniel Hailfingerd5b28fa2009-11-24 18:27:10 +0000530struct buspirate_spispeeds {
531 const char *name;
532 const int speed;
533};
Carl-Daniel Hailfinger5cca01f2009-11-24 00:20:03 +0000534int buspirate_spi_init(void);
535int buspirate_spi_shutdown(void);
536int buspirate_spi_send_command(unsigned int writecnt, unsigned int readcnt, const unsigned char *writearr, unsigned char *readarr);
537int buspirate_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
Carl-Daniel Hailfinger408e47a2010-03-22 03:30:58 +0000538int buspirate_spi_write_256(struct flashchip *flash, uint8_t *buf);
Carl-Daniel Hailfinger5cca01f2009-11-24 00:20:03 +0000539
Carl-Daniel Hailfingerd38fac82010-01-19 11:15:48 +0000540/* dediprog.c */
541int dediprog_init(void);
542int dediprog_shutdown(void);
543int dediprog_spi_send_command(unsigned int writecnt, unsigned int readcnt, const unsigned char *writearr, unsigned char *readarr);
544int dediprog_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
545
Uwe Hermann0846f892007-08-23 13:34:59 +0000546/* flashrom.c */
Carl-Daniel Hailfingere8e369f2010-03-08 00:42:32 +0000547enum write_granularity {
548 write_gran_1bit,
549 write_gran_1byte,
550 write_gran_256bytes,
551};
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000552extern enum chipbustype buses_supported;
553struct decode_sizes {
554 uint32_t parallel;
555 uint32_t lpc;
556 uint32_t fwh;
557 uint32_t spi;
558};
559extern struct decode_sizes max_rom_decode;
Carl-Daniel Hailfingeref58a9c2009-08-12 13:32:56 +0000560extern char *programmer_param;
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000561extern unsigned long flashbase;
Uwe Hermannad216bf2009-04-24 16:17:41 +0000562extern int verbose;
Carl-Daniel Hailfingera80cfbc2009-07-22 20:13:00 +0000563extern const char *flashrom_version;
Carl-Daniel Hailfingera84835a2010-01-07 03:24:05 +0000564extern char *chip_to_probe;
Peter Stuge776d2022009-01-26 00:39:57 +0000565void map_flash_registers(struct flashchip *flash);
Carl-Daniel Hailfingercbf563c2009-06-16 08:55:44 +0000566int read_memmapped(struct flashchip *flash, uint8_t *buf, int start, int len);
Carl-Daniel Hailfingerf38431a2009-09-05 02:30:58 +0000567int erase_flash(struct flashchip *flash);
Carl-Daniel Hailfingera84835a2010-01-07 03:24:05 +0000568struct flashchip *probe_flash(struct flashchip *first_flash, int force);
569int read_flash(struct flashchip *flash, char *filename);
570void check_chip_supported(struct flashchip *flash);
571int check_max_decode(enum chipbustype buses, uint32_t size);
Carl-Daniel Hailfinger38a059d2009-06-13 12:04:03 +0000572int min(int a, int b);
Carl-Daniel Hailfinger30f7cb22009-06-15 17:23:36 +0000573int max(int a, int b);
Carl-Daniel Hailfingerd5b28fa2009-11-24 18:27:10 +0000574char *extract_param(char **haystack, char *needle, char *delim);
Carl-Daniel Hailfinger30f7cb22009-06-15 17:23:36 +0000575int check_erased_range(struct flashchip *flash, int start, int len);
576int verify_range(struct flashchip *flash, uint8_t *cmpbuf, int start, int len, char *message);
Carl-Daniel Hailfingere8e369f2010-03-08 00:42:32 +0000577int need_erase(uint8_t *have, uint8_t *want, int len, enum write_granularity gran);
Uwe Hermannba290d12009-06-17 12:07:12 +0000578char *strcat_realloc(char *dest, const char *src);
Carl-Daniel Hailfingera84835a2010-01-07 03:24:05 +0000579void print_version(void);
Carl-Daniel Hailfinger8841d3e2010-05-15 15:04:37 +0000580void print_banner(void);
Carl-Daniel Hailfingera84835a2010-01-07 03:24:05 +0000581int selfcheck(void);
Carl-Daniel Hailfinger552420b2009-12-24 02:15:55 +0000582int doit(struct flashchip *flash, int force, char *filename, int read_it, int write_it, int erase_it, int verify_it);
Uwe Hermannba290d12009-06-17 12:07:12 +0000583
584#define OK 0
585#define NT 1 /* Not tested */
Uwe Hermann0846f892007-08-23 13:34:59 +0000586
Sean Nelson51e97d72010-01-07 20:09:33 +0000587/* cli_output.c */
Carl-Daniel Hailfinger9f5f2152010-06-04 23:20:21 +0000588/* Let gcc and clang check for correct printf-style format strings. */
589int print(int type, const char *fmt, ...) __attribute__((format(printf, 2, 3)));
Carl-Daniel Hailfingerf8dda682010-01-09 03:22:31 +0000590#define MSG_ERROR 0
591#define MSG_INFO 1
592#define MSG_DEBUG 2
593#define MSG_BARF 3
594#define msg_gerr(...) print(MSG_ERROR, __VA_ARGS__) /* general errors */
595#define msg_perr(...) print(MSG_ERROR, __VA_ARGS__) /* programmer errors */
596#define msg_cerr(...) print(MSG_ERROR, __VA_ARGS__) /* chip errors */
597#define msg_ginfo(...) print(MSG_INFO, __VA_ARGS__) /* general info */
598#define msg_pinfo(...) print(MSG_INFO, __VA_ARGS__) /* programmer info */
599#define msg_cinfo(...) print(MSG_INFO, __VA_ARGS__) /* chip info */
600#define msg_gdbg(...) print(MSG_DEBUG, __VA_ARGS__) /* general debug */
601#define msg_pdbg(...) print(MSG_DEBUG, __VA_ARGS__) /* programmer debug */
602#define msg_cdbg(...) print(MSG_DEBUG, __VA_ARGS__) /* chip debug */
603#define msg_gspew(...) print(MSG_BARF, __VA_ARGS__) /* general debug barf */
604#define msg_pspew(...) print(MSG_BARF, __VA_ARGS__) /* programmer debug barf */
605#define msg_cspew(...) print(MSG_BARF, __VA_ARGS__) /* chip debug barf */
Sean Nelson51e97d72010-01-07 20:09:33 +0000606
Carl-Daniel Hailfingera84835a2010-01-07 03:24:05 +0000607/* cli_classic.c */
608int cli_classic(int argc, char *argv[]);
609
Uwe Hermann0846f892007-08-23 13:34:59 +0000610/* layout.c */
Peter Stuge7ffbc6f2008-06-18 02:08:40 +0000611int show_id(uint8_t *bios, int size, int force);
Uwe Hermann0846f892007-08-23 13:34:59 +0000612int read_romlayout(char *name);
613int find_romentry(char *name);
Carl-Daniel Hailfingerf5fb51c2009-08-19 15:19:18 +0000614int handle_romentries(uint8_t *buffer, struct flashchip *flash);
Uwe Hermann0846f892007-08-23 13:34:59 +0000615
Carl-Daniel Hailfinger00f911e2007-10-15 21:44:47 +0000616/* spi.c */
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000617enum spi_controller {
618 SPI_CONTROLLER_NONE,
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000619#if CONFIG_INTERNAL == 1
Carl-Daniel Hailfingercceafa22010-05-26 01:45:41 +0000620#if defined(__i386__) || defined(__x86_64__)
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000621 SPI_CONTROLLER_ICH7,
622 SPI_CONTROLLER_ICH9,
623 SPI_CONTROLLER_IT87XX,
624 SPI_CONTROLLER_SB600,
625 SPI_CONTROLLER_VIA,
626 SPI_CONTROLLER_WBSIO,
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000627#endif
Carl-Daniel Hailfingercceafa22010-05-26 01:45:41 +0000628#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000629#if CONFIG_FT2232_SPI == 1
Paul Fox05dfbe62009-06-16 21:08:06 +0000630 SPI_CONTROLLER_FT2232,
Carl-Daniel Hailfinger3426ef62009-08-19 13:27:58 +0000631#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000632#if CONFIG_DUMMY == 1
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000633 SPI_CONTROLLER_DUMMY,
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +0000634#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000635#if CONFIG_BUSPIRATE_SPI == 1
Carl-Daniel Hailfinger5cca01f2009-11-24 00:20:03 +0000636 SPI_CONTROLLER_BUSPIRATE,
637#endif
Carl-Daniel Hailfinger71127722010-05-31 15:27:27 +0000638#if CONFIG_DEDIPROG == 1
Carl-Daniel Hailfingerd38fac82010-01-19 11:15:48 +0000639 SPI_CONTROLLER_DEDIPROG,
640#endif
Carl-Daniel Hailfinger3426ef62009-08-19 13:27:58 +0000641 SPI_CONTROLLER_INVALID /* This must always be the last entry. */
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000642};
Carl-Daniel Hailfinger3426ef62009-08-19 13:27:58 +0000643extern const int spi_programmer_count;
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000644struct spi_command {
645 unsigned int writecnt;
646 unsigned int readcnt;
647 const unsigned char *writearr;
648 unsigned char *readarr;
649};
Carl-Daniel Hailfinger02487aa2009-07-22 15:36:50 +0000650struct spi_programmer {
651 int (*command)(unsigned int writecnt, unsigned int readcnt,
652 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfinger26f7e642009-09-18 15:50:56 +0000653 int (*multicommand)(struct spi_command *cmds);
Carl-Daniel Hailfinger02487aa2009-07-22 15:36:50 +0000654
655 /* Optimized functions for this programmer */
656 int (*read)(struct flashchip *flash, uint8_t *buf, int start, int len);
657 int (*write_256)(struct flashchip *flash, uint8_t *buf);
658};
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000659
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000660extern enum spi_controller spi_controller;
Carl-Daniel Hailfinger02487aa2009-07-22 15:36:50 +0000661extern const struct spi_programmer spi_programmer[];
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000662extern void *spibar;
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000663int spi_send_command(unsigned int writecnt, unsigned int readcnt,
Uwe Hermann394131e2008-10-18 21:14:13 +0000664 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfinger26f7e642009-09-18 15:50:56 +0000665int spi_send_multicommand(struct spi_command *cmds);
Carl-Daniel Hailfinger02487aa2009-07-22 15:36:50 +0000666int default_spi_send_command(unsigned int writecnt, unsigned int readcnt,
667 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfinger26f7e642009-09-18 15:50:56 +0000668int default_spi_send_multicommand(struct spi_command *cmds);
Carl-Daniel Hailfinger5d5c0722009-12-14 03:32:24 +0000669uint32_t spi_get_valid_read_addr(void);
Mats Erik Andersson44e1a192008-09-26 13:19:02 +0000670
Dominik Geyerb46acba2008-05-16 12:55:55 +0000671/* ichspi.c */
Carl-Daniel Hailfinger80f3d052010-05-28 15:53:08 +0000672extern int ichspi_lock;
673extern uint32_t ichspi_bbar;
Carl-Daniel Hailfinger43634392009-05-01 12:22:17 +0000674int ich_init_opcodes(void);
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000675int ich_spi_send_command(unsigned int writecnt, unsigned int readcnt,
Uwe Hermann394131e2008-10-18 21:14:13 +0000676 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfingercbf563c2009-06-16 08:55:44 +0000677int ich_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
Carl-Daniel Hailfinger96930c32009-05-09 02:30:21 +0000678int ich_spi_write_256(struct flashchip *flash, uint8_t * buf);
Carl-Daniel Hailfinger26f7e642009-09-18 15:50:56 +0000679int ich_spi_send_multicommand(struct spi_command *cmds);
Dominik Geyerb46acba2008-05-16 12:55:55 +0000680
Carl-Daniel Hailfingerbfe5b4a2008-05-13 23:03:12 +0000681/* it87spi.c */
682extern uint16_t it8716f_flashport;
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +0000683void enter_conf_mode_ite(uint16_t port);
684void exit_conf_mode_ite(uint16_t port);
Carl-Daniel Hailfinger14e100c2009-12-22 23:42:04 +0000685struct superio probe_superio_ite(void);
Carl-Daniel Hailfingerb8afecd2009-05-31 18:00:57 +0000686int it87spi_init(void);
Dominik Geyerb46acba2008-05-16 12:55:55 +0000687int it87xx_probe_spi_flash(const char *name);
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000688int it8716f_spi_send_command(unsigned int writecnt, unsigned int readcnt,
Uwe Hermann394131e2008-10-18 21:14:13 +0000689 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfingercbf563c2009-06-16 08:55:44 +0000690int it8716f_spi_chip_read(struct flashchip *flash, uint8_t *buf, int start, int len);
Carl-Daniel Hailfinger96930c32009-05-09 02:30:21 +0000691int it8716f_spi_chip_write_256(struct flashchip *flash, uint8_t *buf);
Carl-Daniel Hailfingerbfe5b4a2008-05-13 23:03:12 +0000692
Jason Wanga3f04be2008-11-28 21:36:51 +0000693/* sb600spi.c */
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000694int sb600_spi_send_command(unsigned int writecnt, unsigned int readcnt,
Jason Wanga3f04be2008-11-28 21:36:51 +0000695 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfingercbf563c2009-06-16 08:55:44 +0000696int sb600_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
Carl-Daniel Hailfinger96930c32009-05-09 02:30:21 +0000697int sb600_spi_write_1(struct flashchip *flash, uint8_t *buf);
Carl-Daniel Hailfinger78185dc2009-05-17 15:49:24 +0000698extern uint8_t *sb600_spibar;
Jason Wanga3f04be2008-11-28 21:36:51 +0000699
Peter Stugebf196e92009-01-26 03:08:45 +0000700/* wbsio_spi.c */
701int wbsio_check_for_spi(const char *name);
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000702int wbsio_spi_send_command(unsigned int writecnt, unsigned int readcnt,
Uwe Hermannd1129ac2009-05-28 15:07:42 +0000703 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfingercbf563c2009-06-16 08:55:44 +0000704int wbsio_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
Carl-Daniel Hailfinger96930c32009-05-09 02:30:21 +0000705int wbsio_spi_write_1(struct flashchip *flash, uint8_t *buf);
Peter Stugebf196e92009-01-26 03:08:45 +0000706
Urja Rannikko22915352009-06-23 11:33:43 +0000707/* serprog.c */
Urja Rannikko22915352009-06-23 11:33:43 +0000708int serprog_init(void);
709int serprog_shutdown(void);
710void serprog_chip_writeb(uint8_t val, chipaddr addr);
711uint8_t serprog_chip_readb(const chipaddr addr);
712void serprog_chip_readn(uint8_t *buf, const chipaddr addr, size_t len);
713void serprog_delay(int delay);
Carl-Daniel Hailfingere51ea102009-11-23 19:20:11 +0000714
715/* serial.c */
Patrick Georgie48654c2010-01-06 22:14:39 +0000716#if _WIN32
717typedef HANDLE fdtype;
718#else
719typedef int fdtype;
720#endif
721
Carl-Daniel Hailfingera4a9bfb2009-11-21 11:02:48 +0000722void sp_flush_incoming(void);
Patrick Georgie48654c2010-01-06 22:14:39 +0000723fdtype sp_openserport(char *dev, unsigned int baud);
Carl-Daniel Hailfingere51ea102009-11-23 19:20:11 +0000724void __attribute__((noreturn)) sp_die(char *msg);
Patrick Georgie48654c2010-01-06 22:14:39 +0000725extern fdtype sp_fd;
Carl-Daniel Hailfingerefa151e2010-01-06 16:09:10 +0000726int serialport_shutdown(void);
727int serialport_write(unsigned char *buf, unsigned int writecnt);
728int serialport_read(unsigned char *buf, unsigned int readcnt);
Uwe Hermann1432a602009-06-28 23:26:37 +0000729
Ollie Lho761bf1b2004-03-20 16:46:10 +0000730#endif /* !__FLASH_H__ */