Gitiles
Code Review Sign In
review.sourcearcade.org / flashprog / 0846f89b0a2819279b6a92c183721dfb56aab75d / . / flash.h
blob: b4c5cf4156b0531ff6bbea183c90030ed47c5857 [file] [log] [blame]
Adam Kaufman064b1f22007-02-06 19:47:50 +0000[diff] [blame]1/*
2 * flash.h: flash programming utility - central include file
3 *
4 * Copyright 2000 Silicon Integrated System Corporation
5 * Copyright 2000 Ronald G. Minnich <rminnich@gmail.com>
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000[diff] [blame]6 * Copyright 2005-2007 coresystems GmbH <stepan@coresystems.de>
Adam Kaufman064b1f22007-02-06 19:47:50 +0000[diff] [blame]7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
21 *
22 */
23
Ronald G. Minnicheaab50b2003-09-12 22:41:53 +0000[diff] [blame]24#ifndef __FLASH_H__
25#define __FLASH_H__ 1
26
Adam Kaufman064b1f22007-02-06 19:47:50 +0000[diff] [blame]27#if defined(__GLIBC__)
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000[diff] [blame]28#include <sys/io.h>
Adam Kaufman064b1f22007-02-06 19:47:50 +0000[diff] [blame]29#endif
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000[diff] [blame]30#include <unistd.h>
Ollie Lho184a4042005-11-26 21:55:36 +0000[diff] [blame]31#include <stdint.h>
Uwe Hermann0846f892007-08-23 13:34:59 +0000[diff] [blame^]32#include <stdio.h>
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000[diff] [blame]33
34struct flashchip {
Ollie Lho761bf1b2004-03-20 16:46:10 +0000[diff] [blame]35 char *name;
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000[diff] [blame]36 int manufacture_id;
37 int model_id;
38
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000[diff] [blame]39 int total_size;
40 int page_size;
41
Uwe Hermann0b7afe62007-04-01 19:44:21 +0000[diff] [blame]42 int (*probe) (struct flashchip *flash);
43 int (*erase) (struct flashchip *flash);
44 int (*write) (struct flashchip *flash, uint8_t *buf);
45 int (*read) (struct flashchip *flash, uint8_t *buf);
Ronald G. Minnicheaab50b2003-09-12 22:41:53 +0000[diff] [blame]46
Stefan Reinauerce532972007-05-23 17:20:56 +0000[diff] [blame]47 /* some flash devices have an additional
48 * register space
49 */
50 volatile uint8_t *virtual_memory;
51 volatile uint8_t *virtual_registers;
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000[diff] [blame]52};
53
Ollie Lho184a4042005-11-26 21:55:36 +0000[diff] [blame]54extern struct flashchip flashchips[];
55
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]56/* Please keep this list sorted alphabetically by manufacturer. The first
57 * entry of each section should be the manufacturer ID, followed by the
58 * list of devices from that manufacturer (sorted by device IDs).
59 */
60
61#define AMD_ID 0x01 /* AMD */
Uwe Hermann0b7afe62007-04-01 19:44:21 +0000[diff] [blame]62#define AM_29F040B 0xA4
63#define AM_29F016D 0xAD
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000[diff] [blame]64
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]65#define ASD_ID 0x25 /* ASD */
Uwe Hermann0b7afe62007-04-01 19:44:21 +0000[diff] [blame]66#define ASD_AE49F2008 0x52
Stefan Reinaueref54aba2006-11-21 23:51:08 +0000[diff] [blame]67
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]68#define ATMEL_ID 0x1F /* Atmel */
69#define AT_29C040A 0xA4
Uwe Hermannd7f48062007-04-28 02:22:59 +0000[diff] [blame]70#define AT_29C020 0xDA
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000[diff] [blame]71
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]72#define MX_ID 0xC2 /* Macronix (MX) */
Uwe Hermann0b7afe62007-04-01 19:44:21 +0000[diff] [blame]73#define MX_29F002 0xB0
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000[diff] [blame]74
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]75#define SHARP_ID 0xB0 /* Sharp */
Uwe Hermann0b7afe62007-04-01 19:44:21 +0000[diff] [blame]76#define SHARP_LHF00L04 0xCF
Ronald G. Minnich5b582f22006-02-23 17:16:44 +0000[diff] [blame]77
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]78#define SST_ID 0xBF /* SST */
79#define SST_29EE020A 0x10
80#define SST_28SF040 0x04
81#define SST_39SF010 0xB5
82#define SST_39SF020 0xB6
83#define SST_39SF040 0xB7
84#define SST_39VF020 0xD6
85#define SST_49LF040B 0x50
86#define SST_49LF040 0x51
87#define SST_49LF020A 0x52
88#define SST_49LF080A 0x5B
89#define SST_49LF002A 0x57
90#define SST_49LF003A 0x1B
91#define SST_49LF004A 0x60
92#define SST_49LF008A 0x5A
93#define SST_49LF004C 0x54
94#define SST_49LF008C 0x59
95#define SST_49LF016C 0x5C
96#define SST_49LF160C 0x4C
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000[diff] [blame]97
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]98#define PMC_ID 0x9D /* PMC */
99#define PMC_49FL002 0x6D
100#define PMC_49FL004 0x6E
Ronald G. Minniche3dad012004-02-10 21:34:18 +0000[diff] [blame]101
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]102#define WINBOND_ID 0xDA /* Winbond */
103#define W_29C011 0xC1
104#define W_29C020C 0x45
Uwe Hermannbc1f1a02007-05-21 21:39:08 +0000[diff] [blame]105#define W_39V040FA 0x34
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]106#define W_39V040A 0x3D
107#define W_39V040B 0x54
108#define W_39V080A 0xD0
109#define W_49F002U 0x0B
110#define W_49V002A 0xB0
111#define W_49V002FA 0x32
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000[diff] [blame]112
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]113#define ST_ID 0x20 /* ST */
Carl-Daniel Hailfingerf41c66f2007-07-25 17:55:45 +0000[diff] [blame]114#define ST_M50FLW040A 0x08
115#define ST_M50FLW040B 0x28
116#define ST_M50FLW080A 0x80
117#define ST_M50FLW080B 0x81
Carl-Daniel Hailfingere087fa22007-07-24 18:18:05 +0000[diff] [blame]118#define ST_M50FW040 0x2C
Carl-Daniel Hailfingerf41c66f2007-07-25 17:55:45 +0000[diff] [blame]119#define ST_M50FW080 0x2D
120#define ST_M50FW016 0x2E
121#define ST_M50LPW116 0x30
Uwe Hermannd7f48062007-04-28 02:22:59 +0000[diff] [blame]122#define ST_M29F002B 0x34
123#define ST_M29F002T 0xB0 /* M29F002T / M29F002NT */
Uwe Hermann0b7afe62007-04-01 19:44:21 +0000[diff] [blame]124#define ST_M29F400BT 0xD5
Uwe Hermannd7f48062007-04-28 02:22:59 +0000[diff] [blame]125#define ST_M29F040B 0xE2
Carl-Daniel Hailfingerf41c66f2007-07-25 17:55:45 +0000[diff] [blame]126#define ST_M29W010B 0x23
Carl-Daniel Hailfingere087fa22007-07-24 18:18:05 +0000[diff] [blame]127#define ST_M29W040B 0xE3
Ronald G. Minnich3c910ed2002-05-28 23:29:17 +0000[diff] [blame]128
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]129#define EMST_ID 0x8c /* EMST / EFST */
130#define EMST_F49B002UA 0x00
Stefan Reinaueraf2c2b52006-06-30 20:07:50 +0000[diff] [blame]131
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]132#define MSYSTEMS_ID 0x156f /* M-Systems */
Uwe Hermann0b7afe62007-04-01 19:44:21 +0000[diff] [blame]133#define MSYSTEMS_MD2200 0xdb /* ? */
134#define MSYSTEMS_MD2800 0x30 /* hmm -- both 0x30 */
135#define MSYSTEMS_MD2802 0x30 /* hmm -- both 0x30 */
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000[diff] [blame]136
Uwe Hermannaf2b52d2007-04-01 20:00:32 +0000[diff] [blame]137#define SYNCMOS_ID 0x40 /* SyncMOS */
138#define S29C51001T 0x01
139#define S29C51002T 0x02
140#define S29C51004T 0x03
141#define S29C31004T 0x63
Giampiero Giancipolia8c80822006-11-20 20:03:07 +0000[diff] [blame]142
Adam Kaufman064b1f22007-02-06 19:47:50 +0000[diff] [blame]143/* function prototypes from udelay.h */
144
Stefan Reinauer70385642007-04-06 11:58:03 +0000[diff] [blame]145void myusec_delay(int time);
146void myusec_calibrate_delay();
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000[diff] [blame]147
148/* pci handling for board/chipset_enable */
Uwe Hermanna7e05482007-05-09 10:17:44 +0000[diff] [blame]149struct pci_access *pacc; /* For board and chipset_enable */
Stefan Reinauer70385642007-04-06 11:58:03 +0000[diff] [blame]150struct pci_dev *pci_dev_find(uint16_t vendor, uint16_t device);
Uwe Hermanna7e05482007-05-09 10:17:44 +0000[diff] [blame]151struct pci_dev *pci_card_find(uint16_t vendor, uint16_t device,
152 uint16_t card_vendor, uint16_t card_device);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000[diff] [blame]153
Uwe Hermanna7e05482007-05-09 10:17:44 +0000[diff] [blame]154int board_flash_enable(char *vendor, char *part); /* board_enable.c */
155int chipset_flash_enable(void); /* chipset_enable.c */
Adam Kaufman064b1f22007-02-06 19:47:50 +0000[diff] [blame]156
157/* physical memory mapping device */
158
159#if defined (__sun) && (defined(__i386) || defined(__amd64))
160# define MEM_DEV "/dev/xsvc"
161#else
162# define MEM_DEV "/dev/mem"
163#endif
164
Stefan Reinauer70385642007-04-06 11:58:03 +0000[diff] [blame]165extern int fd_mem;
166
Uwe Hermann0846f892007-08-23 13:34:59 +0000[diff] [blame^]167/* debug.c */
168extern int verbose;
169#define printf_debug(x...) { if (verbose) printf(x); }
170
171/* flashrom.c */
172int map_flash_registers(struct flashchip *flash);
173
174/* layout.c */
175int show_id(uint8_t *bios, int size);
176int read_romlayout(char *name);
177int find_romentry(char *name);
178int handle_romentries(uint8_t *buffer, uint8_t *content);
179
180/* lbtable.c */
181int linuxbios_init(void);
182extern char *lb_part, *lb_vendor;
183
184/* 82802ab.c */
185extern int probe_82802ab(struct flashchip *flash);
186extern int erase_82802ab(struct flashchip *flash);
187extern int write_82802ab(struct flashchip *flash, uint8_t *buf);
188
189/* am29f040b.c */
190extern int probe_29f040b(struct flashchip *flash);
191extern int erase_29f040b(struct flashchip *flash);
192extern int write_29f040b(struct flashchip *flash, uint8_t *buf);
193
194/* jedec.c */
195extern void toggle_ready_jedec(volatile uint8_t *dst);
196extern void data_polling_jedec(volatile uint8_t *dst, uint8_t data);
197extern void unprotect_jedec(volatile uint8_t *bios);
198extern void protect_jedec(volatile uint8_t *bios);
199int write_byte_program_jedec(volatile uint8_t *bios, uint8_t *src,
200 volatile uint8_t *dst);
201extern int probe_jedec(struct flashchip *flash);
202extern int erase_chip_jedec(struct flashchip *flash);
203extern int write_jedec(struct flashchip *flash, uint8_t *buf);
204extern int erase_sector_jedec(volatile uint8_t *bios, unsigned int page);
205extern int erase_block_jedec(volatile uint8_t *bios, unsigned int page);
206extern int write_sector_jedec(volatile uint8_t *bios, uint8_t *src,
207 volatile uint8_t *dst, unsigned int page_size);
208
209/* m29f400bt.c */
210extern int probe_m29f400bt(struct flashchip *flash);
211extern int erase_m29f400bt(struct flashchip *flash);
212extern int block_erase_m29f400bt(volatile uint8_t *bios,
213 volatile uint8_t *dst);
214extern int write_m29f400bt(struct flashchip *flash, uint8_t *buf);
215extern int write_linuxbios_m29f400bt(struct flashchip *flash, uint8_t *buf);
216extern void toggle_ready_m29f400bt(volatile uint8_t *dst);
217extern void data_polling_m29f400bt(volatile uint8_t *dst, uint8_t data);
218extern void protect_m29f400bt(volatile uint8_t *bios);
219extern void write_page_m29f400bt(volatile uint8_t *bios, uint8_t *src,
220 volatile uint8_t *dst, int page_size);
221
222/* mx29f002.c */
223extern int probe_29f002(struct flashchip *flash);
224extern int erase_29f002(struct flashchip *flash);
225extern int write_29f002(struct flashchip *flash, uint8_t *buf);
226
227/* pm49fl004.c */
228extern int probe_49fl004(struct flashchip *flash);
229extern int erase_49fl004(struct flashchip *flash);
230extern int write_49fl004(struct flashchip *flash, uint8_t *buf);
231
232/* sharplhf00l04.c */
233extern int probe_lhf00l04(struct flashchip *flash);
234extern int erase_lhf00l04(struct flashchip *flash);
235extern int write_lhf00l04(struct flashchip *flash, uint8_t *buf);
236extern void toggle_ready_lhf00l04(volatile uint8_t *dst);
237extern void data_polling_lhf00l04(volatile uint8_t *dst, uint8_t data);
238extern void protect_lhf00l04(volatile uint8_t *bios);
239
240/* sst28sf040.c */
241extern int probe_28sf040(struct flashchip *flash);
242extern int erase_28sf040(struct flashchip *flash);
243extern int write_28sf040(struct flashchip *flash, uint8_t *buf);
244
245/* sst39sf020.c */
246extern int probe_39sf020(struct flashchip *flash);
247extern int write_39sf020(struct flashchip *flash, uint8_t *buf);
248
249/* sst49lf040.c */
250extern int erase_49lf040(struct flashchip *flash);
251extern int write_49lf040(struct flashchip *flash, uint8_t *buf);
252
253/* sst49lfxxxc.c */
254extern int probe_49lfxxxc(struct flashchip *flash);
255extern int erase_49lfxxxc(struct flashchip *flash);
256extern int write_49lfxxxc(struct flashchip *flash, uint8_t *buf);
257
258/* sst_fwhub.c */
259extern int probe_sst_fwhub(struct flashchip *flash);
260extern int erase_sst_fwhub(struct flashchip *flash);
261extern int write_sst_fwhub(struct flashchip *flash, uint8_t *buf);
262
263/* w49f002u.c */
264extern int write_49f002(struct flashchip *flash, uint8_t *buf);
Stefan Reinauerff4f1972007-05-24 08:48:10 +0000[diff] [blame]265
Ollie Lho761bf1b2004-03-20 16:46:10 +0000[diff] [blame]266#endif /* !__FLASH_H__ */