blob: 65fa685edcb6b8c4e2b74ffa1aa5a18985a179f4 [file] [log] [blame]
Adam Kaufman064b1f22007-02-06 19:47:50 +00001/*
Uwe Hermannd1107642007-08-29 17:52:32 +00002 * This file is part of the flashrom project.
Adam Kaufman064b1f22007-02-06 19:47:50 +00003 *
Uwe Hermannd22a1d42007-09-09 20:21:05 +00004 * Copyright (C) 2000 Silicon Integrated System Corporation
5 * Copyright (C) 2000 Ronald G. Minnich <rminnich@gmail.com>
Stefan Reinauer8fa64812009-08-12 09:27:45 +00006 * Copyright (C) 2005-2009 coresystems GmbH
Carl-Daniel Hailfingera0a6ae92009-06-15 12:10:57 +00007 * Copyright (C) 2006-2009 Carl-Daniel Hailfinger
Adam Kaufman064b1f22007-02-06 19:47:50 +00008 *
Uwe Hermannd1107642007-08-29 17:52:32 +00009 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
Adam Kaufman064b1f22007-02-06 19:47:50 +000013 *
Uwe Hermannd1107642007-08-29 17:52:32 +000014 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
Adam Kaufman064b1f22007-02-06 19:47:50 +000018 *
Uwe Hermannd1107642007-08-29 17:52:32 +000019 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
Adam Kaufman064b1f22007-02-06 19:47:50 +000022 */
23
Ronald G. Minnicheaab50b2003-09-12 22:41:53 +000024#ifndef __FLASH_H__
25#define __FLASH_H__ 1
26
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +000027#include <unistd.h>
Ollie Lho184a4042005-11-26 21:55:36 +000028#include <stdint.h>
Uwe Hermann0846f892007-08-23 13:34:59 +000029#include <stdio.h>
Carl-Daniel Hailfinger5d5c0722009-12-14 03:32:24 +000030#include "hwaccess.h"
Patrick Georgie48654c2010-01-06 22:14:39 +000031#ifdef _WIN32
32#include <windows.h>
33#undef min
34#undef max
35#endif
Andriy Gapon65c1b862008-05-22 13:22:45 +000036
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +000037typedef unsigned long chipaddr;
38
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000039enum programmer {
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +000040#if INTERNAL_SUPPORT == 1
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000041 PROGRAMMER_INTERNAL,
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +000042#endif
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +000043#if DUMMY_SUPPORT == 1
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000044 PROGRAMMER_DUMMY,
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +000045#endif
46#if NIC3COM_SUPPORT == 1
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000047 PROGRAMMER_NIC3COM,
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +000048#endif
Uwe Hermann2bc98f62009-09-30 18:29:55 +000049#if GFXNVIDIA_SUPPORT == 1
50 PROGRAMMER_GFXNVIDIA,
51#endif
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +000052#if DRKAISER_SUPPORT == 1
TURBO Jb0912c02009-09-02 23:00:46 +000053 PROGRAMMER_DRKAISER,
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +000054#endif
55#if SATASII_SUPPORT == 1
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000056 PROGRAMMER_SATASII,
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +000057#endif
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +000058#if INTERNAL_SUPPORT == 1
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000059 PROGRAMMER_IT87SPI,
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +000060#endif
Carl-Daniel Hailfinger3426ef62009-08-19 13:27:58 +000061#if FT2232_SPI_SUPPORT == 1
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000062 PROGRAMMER_FT2232SPI,
Carl-Daniel Hailfinger3426ef62009-08-19 13:27:58 +000063#endif
Carl-Daniel Hailfinger6be74112009-08-12 16:17:41 +000064#if SERPROG_SUPPORT == 1
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000065 PROGRAMMER_SERPROG,
Carl-Daniel Hailfinger6be74112009-08-12 16:17:41 +000066#endif
Carl-Daniel Hailfinger5cca01f2009-11-24 00:20:03 +000067#if BUSPIRATE_SPI_SUPPORT == 1
68 PROGRAMMER_BUSPIRATESPI,
69#endif
Carl-Daniel Hailfingerd38fac82010-01-19 11:15:48 +000070#if DEDIPROG_SUPPORT == 1
71 PROGRAMMER_DEDIPROG,
72#endif
Carl-Daniel Hailfinger37fc4692009-08-12 14:34:35 +000073 PROGRAMMER_INVALID /* This must always be the last entry. */
Carl-Daniel Hailfinger415e5132009-08-12 11:39:29 +000074};
75
76extern enum programmer programmer;
Carl-Daniel Hailfinger702218d2009-05-08 17:43:22 +000077
78struct programmer_entry {
79 const char *vendor;
80 const char *name;
81
82 int (*init) (void);
83 int (*shutdown) (void);
84
Uwe Hermannd1129ac2009-05-28 15:07:42 +000085 void * (*map_flash_region) (const char *descr, unsigned long phys_addr,
86 size_t len);
Carl-Daniel Hailfinger1455b2b2009-05-11 14:13:25 +000087 void (*unmap_flash_region) (void *virt_addr, size_t len);
88
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +000089 void (*chip_writeb) (uint8_t val, chipaddr addr);
90 void (*chip_writew) (uint16_t val, chipaddr addr);
91 void (*chip_writel) (uint32_t val, chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +000092 void (*chip_writen) (uint8_t *buf, chipaddr addr, size_t len);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +000093 uint8_t (*chip_readb) (const chipaddr addr);
94 uint16_t (*chip_readw) (const chipaddr addr);
95 uint32_t (*chip_readl) (const chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +000096 void (*chip_readn) (uint8_t *buf, const chipaddr addr, size_t len);
Carl-Daniel Hailfingerca8bfc62009-06-05 17:48:08 +000097 void (*delay) (int usecs);
Carl-Daniel Hailfinger702218d2009-05-08 17:43:22 +000098};
99
100extern const struct programmer_entry programmer_table[];
101
Uwe Hermann09e04f72009-05-16 22:36:00 +0000102int programmer_init(void);
103int programmer_shutdown(void);
104void *programmer_map_flash_region(const char *descr, unsigned long phys_addr,
105 size_t len);
106void programmer_unmap_flash_region(void *virt_addr, size_t len);
107void chip_writeb(uint8_t val, chipaddr addr);
108void chip_writew(uint16_t val, chipaddr addr);
109void chip_writel(uint32_t val, chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000110void chip_writen(uint8_t *buf, chipaddr addr, size_t len);
Uwe Hermann09e04f72009-05-16 22:36:00 +0000111uint8_t chip_readb(const chipaddr addr);
112uint16_t chip_readw(const chipaddr addr);
113uint32_t chip_readl(const chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000114void chip_readn(uint8_t *buf, const chipaddr addr, size_t len);
Carl-Daniel Hailfingerca8bfc62009-06-05 17:48:08 +0000115void programmer_delay(int usecs);
Carl-Daniel Hailfinger61a8bd22009-03-05 19:24:22 +0000116
Carl-Daniel Hailfinger3a4781e2009-10-01 14:51:25 +0000117enum bitbang_spi_master {
118 BITBANG_SPI_INVALID /* This must always be the last entry. */
Carl-Daniel Hailfinger547872b2009-09-28 13:15:16 +0000119};
120
Carl-Daniel Hailfinger3a4781e2009-10-01 14:51:25 +0000121extern const int bitbang_spi_master_count;
Carl-Daniel Hailfinger547872b2009-09-28 13:15:16 +0000122
Carl-Daniel Hailfinger3a4781e2009-10-01 14:51:25 +0000123extern enum bitbang_spi_master bitbang_spi_master;
Carl-Daniel Hailfinger547872b2009-09-28 13:15:16 +0000124
Carl-Daniel Hailfinger3a4781e2009-10-01 14:51:25 +0000125struct bitbang_spi_master_entry {
Carl-Daniel Hailfinger547872b2009-09-28 13:15:16 +0000126 void (*set_cs) (int val);
127 void (*set_sck) (int val);
128 void (*set_mosi) (int val);
129 int (*get_miso) (void);
130};
131
Uwe Hermanne5ac1642008-03-12 11:54:51 +0000132#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))
133
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000134enum chipbustype {
Carl-Daniel Hailfinger3504b532009-06-01 00:02:11 +0000135 CHIP_BUSTYPE_NONE = 0,
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000136 CHIP_BUSTYPE_PARALLEL = 1 << 0,
137 CHIP_BUSTYPE_LPC = 1 << 1,
138 CHIP_BUSTYPE_FWH = 1 << 2,
139 CHIP_BUSTYPE_SPI = 1 << 3,
140 CHIP_BUSTYPE_NONSPI = CHIP_BUSTYPE_PARALLEL | CHIP_BUSTYPE_LPC | CHIP_BUSTYPE_FWH,
141 CHIP_BUSTYPE_UNKNOWN = CHIP_BUSTYPE_PARALLEL | CHIP_BUSTYPE_LPC | CHIP_BUSTYPE_FWH | CHIP_BUSTYPE_SPI,
142};
143
Carl-Daniel Hailfingerf38431a2009-09-05 02:30:58 +0000144/*
145 * How many different contiguous runs of erase blocks with one size each do
146 * we have for a given erase function?
147 */
148#define NUM_ERASEREGIONS 5
149
150/*
151 * How many different erase functions do we have per chip?
152 */
153#define NUM_ERASEFUNCTIONS 5
154
Carl-Daniel Hailfinger4bf4e792010-01-09 03:15:50 +0000155#define FEATURE_REGISTERMAP (1 << 0)
156#define FEATURE_BYTEWRITES (1 << 1)
157#define FEATURE_ADDR_FULL (0 << 2)
158#define FEATURE_ADDR_MASK (3 << 2)
Sean Nelsonc57a9202010-01-04 17:15:23 +0000159
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000160struct flashchip {
Uwe Hermann76158682008-03-14 23:55:58 +0000161 const char *vendor;
Uwe Hermann372eeb52007-12-04 21:49:06 +0000162 const char *name;
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000163
164 enum chipbustype bustype;
165
Uwe Hermann394131e2008-10-18 21:14:13 +0000166 /*
167 * With 32bit manufacture_id and model_id we can cover IDs up to
Carl-Daniel Hailfingerae8afa92007-12-31 01:49:00 +0000168 * (including) the 4th bank of JEDEC JEP106W Standard Manufacturer's
169 * Identification code.
170 */
171 uint32_t manufacture_id;
172 uint32_t model_id;
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000173
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000174 int total_size;
175 int page_size;
Sean Nelsonc57a9202010-01-04 17:15:23 +0000176 int feature_bits;
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000177
Uwe Hermann394131e2008-10-18 21:14:13 +0000178 /*
179 * Indicate if flashrom has been tested with this flash chip and if
Peter Stuge1159d582008-05-03 04:34:37 +0000180 * everything worked correctly.
181 */
182 uint32_t tested;
183
Uwe Hermann0b7afe62007-04-01 19:44:21 +0000184 int (*probe) (struct flashchip *flash);
Maciej Pijankac6e11112009-06-03 14:46:22 +0000185
186 /* Delay after "enter/exit ID mode" commands in microseconds. */
187 int probe_timing;
Uwe Hermann0b7afe62007-04-01 19:44:21 +0000188 int (*erase) (struct flashchip *flash);
Carl-Daniel Hailfingerf38431a2009-09-05 02:30:58 +0000189
190 /*
Carl-Daniel Hailfinger63ce4bb2009-12-22 13:04:53 +0000191 * Erase blocks and associated erase function. Any chip erase function
192 * is stored as chip-sized virtual block together with said function.
Carl-Daniel Hailfingerf38431a2009-09-05 02:30:58 +0000193 */
194 struct block_eraser {
195 struct eraseblock{
196 unsigned int size; /* Eraseblock size */
197 unsigned int count; /* Number of contiguous blocks with that size */
198 } eraseblocks[NUM_ERASEREGIONS];
199 int (*block_erase) (struct flashchip *flash, unsigned int blockaddr, unsigned int blocklen);
200 } block_erasers[NUM_ERASEFUNCTIONS];
201
Uwe Hermann0b7afe62007-04-01 19:44:21 +0000202 int (*write) (struct flashchip *flash, uint8_t *buf);
Carl-Daniel Hailfingercbf563c2009-06-16 08:55:44 +0000203 int (*read) (struct flashchip *flash, uint8_t *buf, int start, int len);
Ronald G. Minnicheaab50b2003-09-12 22:41:53 +0000204
Uwe Hermann372eeb52007-12-04 21:49:06 +0000205 /* Some flash devices have an additional register space. */
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000206 chipaddr virtual_memory;
207 chipaddr virtual_registers;
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +0000208};
209
Peter Stuge1159d582008-05-03 04:34:37 +0000210#define TEST_UNTESTED 0
211
Uwe Hermannd1129ac2009-05-28 15:07:42 +0000212#define TEST_OK_PROBE (1 << 0)
213#define TEST_OK_READ (1 << 1)
214#define TEST_OK_ERASE (1 << 2)
215#define TEST_OK_WRITE (1 << 3)
216#define TEST_OK_PR (TEST_OK_PROBE | TEST_OK_READ)
217#define TEST_OK_PRE (TEST_OK_PROBE | TEST_OK_READ | TEST_OK_ERASE)
Carl-Daniel Hailfingera06287c2009-09-23 22:01:33 +0000218#define TEST_OK_PRW (TEST_OK_PROBE | TEST_OK_READ | TEST_OK_WRITE)
Uwe Hermannd1129ac2009-05-28 15:07:42 +0000219#define TEST_OK_PREW (TEST_OK_PROBE | TEST_OK_READ | TEST_OK_ERASE | TEST_OK_WRITE)
Peter Stuge1159d582008-05-03 04:34:37 +0000220#define TEST_OK_MASK 0x0f
221
Uwe Hermannd1129ac2009-05-28 15:07:42 +0000222#define TEST_BAD_PROBE (1 << 4)
223#define TEST_BAD_READ (1 << 5)
224#define TEST_BAD_ERASE (1 << 6)
225#define TEST_BAD_WRITE (1 << 7)
226#define TEST_BAD_PREW (TEST_BAD_PROBE | TEST_BAD_READ | TEST_BAD_ERASE | TEST_BAD_WRITE)
Peter Stuge1159d582008-05-03 04:34:37 +0000227#define TEST_BAD_MASK 0xf0
228
Maciej Pijankac6e11112009-06-03 14:46:22 +0000229/* Timing used in probe routines. ZERO is -2 to differentiate between an unset
230 * field and zero delay.
231 *
232 * SPI devices will always have zero delay and ignore this field.
233 */
234#define TIMING_FIXME -1
235/* this is intentionally same value as fixme */
236#define TIMING_IGNORED -1
237#define TIMING_ZERO -2
238
Ollie Lho184a4042005-11-26 21:55:36 +0000239extern struct flashchip flashchips[];
240
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000241#if INTERNAL_SUPPORT == 1
Uwe Hermann05fab752009-05-16 23:42:17 +0000242struct penable {
243 uint16_t vendor_id;
244 uint16_t device_id;
245 int status;
246 const char *vendor_name;
247 const char *device_name;
248 int (*doit) (struct pci_dev *dev, const char *name);
249};
250
251extern const struct penable chipset_enables[];
252
253struct board_pciid_enable {
254 /* Any device, but make it sensible, like the ISA bridge. */
255 uint16_t first_vendor;
256 uint16_t first_device;
257 uint16_t first_card_vendor;
258 uint16_t first_card_device;
259
260 /* Any device, but make it sensible, like
261 * the host bridge. May be NULL.
262 */
263 uint16_t second_vendor;
264 uint16_t second_device;
265 uint16_t second_card_vendor;
266 uint16_t second_card_device;
267
268 /* The vendor / part name from the coreboot table. */
269 const char *lb_vendor;
270 const char *lb_part;
271
272 const char *vendor_name;
273 const char *board_name;
274
275 int (*enable) (const char *name);
276};
277
278extern struct board_pciid_enable board_pciid_enables[];
279
280struct board_info {
281 const char *vendor;
282 const char *name;
283};
284
285extern const struct board_info boards_ok[];
286extern const struct board_info boards_bad[];
Uwe Hermanne1aa75e2009-06-18 14:04:44 +0000287extern const struct board_info laptops_ok[];
288extern const struct board_info laptops_bad[];
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000289#endif
Uwe Hermann05fab752009-05-16 23:42:17 +0000290
Uwe Hermann372eeb52007-12-04 21:49:06 +0000291/* udelay.c */
Carl-Daniel Hailfingerca8bfc62009-06-05 17:48:08 +0000292void myusec_delay(int usecs);
Carl-Daniel Hailfinger43634392009-05-01 12:22:17 +0000293void myusec_calibrate_delay(void);
Carl-Daniel Hailfinger36cc1c82009-12-24 03:11:55 +0000294void internal_delay(int usecs);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000295
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000296#if NEED_PCI == 1
Uwe Hermann515ab3d2009-05-15 17:02:34 +0000297/* pcidev.c */
298#define PCI_OK 0
299#define PCI_NT 1 /* Not tested */
Rudolf Marek68720c72009-05-17 19:39:27 +0000300
Uwe Hermann515ab3d2009-05-15 17:02:34 +0000301extern uint32_t io_base_addr;
302extern struct pci_access *pacc;
Uwe Hermann8403ccb2009-05-16 21:39:19 +0000303extern struct pci_dev *pcidev_dev;
Uwe Hermann515ab3d2009-05-15 17:02:34 +0000304struct pcidev_status {
305 uint16_t vendor_id;
306 uint16_t device_id;
307 int status;
308 const char *vendor_name;
309 const char *device_name;
310};
TURBO Jb0912c02009-09-02 23:00:46 +0000311uint32_t pcidev_validate(struct pci_dev *dev, uint32_t bar, struct pcidev_status *devs);
312uint32_t pcidev_init(uint16_t vendor_id, uint32_t bar, struct pcidev_status *devs, char *pcidev_bdf);
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000313#endif
Uwe Hermannba290d12009-06-17 12:07:12 +0000314
315/* print.c */
316char *flashbuses_to_text(enum chipbustype bustype);
Carl-Daniel Hailfingerf5292052009-11-17 09:57:34 +0000317void print_supported(void);
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000318#if (NIC3COM_SUPPORT == 1) || (GFXNVIDIA_SUPPORT == 1) || (DRKAISER_SUPPORT == 1) || (SATASII_SUPPORT == 1)
Uwe Hermann515ab3d2009-05-15 17:02:34 +0000319void print_supported_pcidevs(struct pcidev_status *devs);
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000320#endif
Carl-Daniel Hailfingerf5292052009-11-17 09:57:34 +0000321void print_supported_wiki(void);
Uwe Hermann515ab3d2009-05-15 17:02:34 +0000322
Uwe Hermann372eeb52007-12-04 21:49:06 +0000323/* board_enable.c */
Peter Stuge9d9399c2009-01-26 02:34:51 +0000324void w836xx_ext_enter(uint16_t port);
325void w836xx_ext_leave(uint16_t port);
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +0000326uint8_t sio_read(uint16_t port, uint8_t reg);
327void sio_write(uint16_t port, uint8_t reg, uint8_t data);
328void sio_mask(uint16_t port, uint8_t reg, uint8_t data, uint8_t mask);
Uwe Hermann372eeb52007-12-04 21:49:06 +0000329int board_flash_enable(const char *vendor, const char *part);
Adam Kaufman064b1f22007-02-06 19:47:50 +0000330
Uwe Hermann372eeb52007-12-04 21:49:06 +0000331/* chipset_enable.c */
332int chipset_flash_enable(void);
Stefan Reinauer9a6d1762008-12-03 21:24:40 +0000333
Stefan Reinauer0593f212009-01-26 01:10:48 +0000334/* physmap.c */
335void *physmap(const char *descr, unsigned long phys_addr, size_t len);
336void physunmap(void *virt_addr, size_t len);
Stefan Reinauer8fa64812009-08-12 09:27:45 +0000337int setup_cpu_msr(int cpu);
338void cleanup_cpu_msr(void);
Carl-Daniel Hailfinger5d5c0722009-12-14 03:32:24 +0000339
340/* cbtable.c */
341void lb_vendor_dev_from_string(char *boardstring);
342int coreboot_init(void);
343extern char *lb_part, *lb_vendor;
344extern int partvendor_from_cbtable;
Stefan Reinauer0593f212009-01-26 01:10:48 +0000345
Carl-Daniel Hailfinger702218d2009-05-08 17:43:22 +0000346/* internal.c */
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000347#if NEED_PCI == 1
Carl-Daniel Hailfinger14e100c2009-12-22 23:42:04 +0000348struct superio {
349 uint16_t vendor;
350 uint16_t port;
351 uint16_t model;
352};
353extern struct superio superio;
354#define SUPERIO_VENDOR_NONE 0x0
355#define SUPERIO_VENDOR_ITE 0x1
Uwe Hermann2cac6862009-05-16 22:05:42 +0000356struct pci_dev *pci_dev_find_filter(struct pci_filter filter);
Carl-Daniel Hailfinger9f46cfc2009-11-15 17:13:29 +0000357struct pci_dev *pci_dev_find_vendorclass(uint16_t vendor, uint16_t class);
Uwe Hermann2cac6862009-05-16 22:05:42 +0000358struct pci_dev *pci_dev_find(uint16_t vendor, uint16_t device);
359struct pci_dev *pci_card_find(uint16_t vendor, uint16_t device,
360 uint16_t card_vendor, uint16_t card_device);
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000361#endif
Carl-Daniel Hailfinger3b7e75a2009-05-14 21:41:10 +0000362void get_io_perms(void);
Carl-Daniel Hailfingerdb41c592009-08-09 21:50:24 +0000363void release_io_perms(void);
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000364#if INTERNAL_SUPPORT == 1
Carl-Daniel Hailfinger14e100c2009-12-22 23:42:04 +0000365void probe_superio(void);
Carl-Daniel Hailfinger702218d2009-05-08 17:43:22 +0000366int internal_init(void);
367int internal_shutdown(void);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000368void internal_chip_writeb(uint8_t val, chipaddr addr);
369void internal_chip_writew(uint16_t val, chipaddr addr);
370void internal_chip_writel(uint32_t val, chipaddr addr);
371uint8_t internal_chip_readb(const chipaddr addr);
372uint16_t internal_chip_readw(const chipaddr addr);
373uint32_t internal_chip_readl(const chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000374void internal_chip_readn(uint8_t *buf, const chipaddr addr, size_t len);
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000375#endif
Carl-Daniel Hailfinger78185dc2009-05-17 15:49:24 +0000376void mmio_writeb(uint8_t val, void *addr);
377void mmio_writew(uint16_t val, void *addr);
378void mmio_writel(uint32_t val, void *addr);
379uint8_t mmio_readb(void *addr);
380uint16_t mmio_readw(void *addr);
381uint32_t mmio_readl(void *addr);
Carl-Daniel Hailfingercc1802d2010-01-06 10:21:00 +0000382
383/* programmer.c */
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +0000384int noop_shutdown(void);
Uwe Hermannc6915932009-05-17 23:12:17 +0000385void *fallback_map(const char *descr, unsigned long phys_addr, size_t len);
386void fallback_unmap(void *virt_addr, size_t len);
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +0000387uint8_t noop_chip_readb(const chipaddr addr);
388void noop_chip_writeb(uint8_t val, chipaddr addr);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000389void fallback_chip_writew(uint16_t val, chipaddr addr);
390void fallback_chip_writel(uint32_t val, chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000391void fallback_chip_writen(uint8_t *buf, chipaddr addr, size_t len);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000392uint16_t fallback_chip_readw(const chipaddr addr);
393uint32_t fallback_chip_readl(const chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000394void fallback_chip_readn(uint8_t *buf, const chipaddr addr, size_t len);
Carl-Daniel Hailfinger702218d2009-05-08 17:43:22 +0000395
Carl-Daniel Hailfingerc3129202009-05-09 00:54:55 +0000396/* dummyflasher.c */
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000397#if DUMMY_SUPPORT == 1
Carl-Daniel Hailfingerc3129202009-05-09 00:54:55 +0000398int dummy_init(void);
399int dummy_shutdown(void);
Carl-Daniel Hailfinger1455b2b2009-05-11 14:13:25 +0000400void *dummy_map(const char *descr, unsigned long phys_addr, size_t len);
401void dummy_unmap(void *virt_addr, size_t len);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000402void dummy_chip_writeb(uint8_t val, chipaddr addr);
403void dummy_chip_writew(uint16_t val, chipaddr addr);
404void dummy_chip_writel(uint32_t val, chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000405void dummy_chip_writen(uint8_t *buf, chipaddr addr, size_t len);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000406uint8_t dummy_chip_readb(const chipaddr addr);
407uint16_t dummy_chip_readw(const chipaddr addr);
408uint32_t dummy_chip_readl(const chipaddr addr);
Carl-Daniel Hailfinger0bd2a2b2009-06-05 18:32:07 +0000409void dummy_chip_readn(uint8_t *buf, const chipaddr addr, size_t len);
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000410int dummy_spi_send_command(unsigned int writecnt, unsigned int readcnt,
Carl-Daniel Hailfingerbfe2e0c2009-05-14 12:59:36 +0000411 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000412#endif
Carl-Daniel Hailfingerc3129202009-05-09 00:54:55 +0000413
Uwe Hermannb4dcb712009-05-13 11:36:06 +0000414/* nic3com.c */
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000415#if NIC3COM_SUPPORT == 1
Uwe Hermannb4dcb712009-05-13 11:36:06 +0000416int nic3com_init(void);
417int nic3com_shutdown(void);
Carl-Daniel Hailfinger5820f422009-05-16 21:22:56 +0000418void nic3com_chip_writeb(uint8_t val, chipaddr addr);
419uint8_t nic3com_chip_readb(const chipaddr addr);
Uwe Hermann515ab3d2009-05-15 17:02:34 +0000420extern struct pcidev_status nics_3com[];
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000421#endif
Uwe Hermannb4dcb712009-05-13 11:36:06 +0000422
Uwe Hermann2bc98f62009-09-30 18:29:55 +0000423/* gfxnvidia.c */
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000424#if GFXNVIDIA_SUPPORT == 1
Uwe Hermann2bc98f62009-09-30 18:29:55 +0000425int gfxnvidia_init(void);
426int gfxnvidia_shutdown(void);
427void gfxnvidia_chip_writeb(uint8_t val, chipaddr addr);
428uint8_t gfxnvidia_chip_readb(const chipaddr addr);
429extern struct pcidev_status gfx_nvidia[];
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000430#endif
Uwe Hermann2bc98f62009-09-30 18:29:55 +0000431
TURBO Jb0912c02009-09-02 23:00:46 +0000432/* drkaiser.c */
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000433#if DRKAISER_SUPPORT == 1
TURBO Jb0912c02009-09-02 23:00:46 +0000434int drkaiser_init(void);
435int drkaiser_shutdown(void);
436void drkaiser_chip_writeb(uint8_t val, chipaddr addr);
437uint8_t drkaiser_chip_readb(const chipaddr addr);
438extern struct pcidev_status drkaiser_pcidev[];
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000439#endif
TURBO Jb0912c02009-09-02 23:00:46 +0000440
Rudolf Marek68720c72009-05-17 19:39:27 +0000441/* satasii.c */
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000442#if SATASII_SUPPORT == 1
Rudolf Marek68720c72009-05-17 19:39:27 +0000443int satasii_init(void);
444int satasii_shutdown(void);
Rudolf Marek68720c72009-05-17 19:39:27 +0000445void satasii_chip_writeb(uint8_t val, chipaddr addr);
446uint8_t satasii_chip_readb(const chipaddr addr);
447extern struct pcidev_status satas_sii[];
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000448#endif
Rudolf Marek68720c72009-05-17 19:39:27 +0000449
Paul Fox05dfbe62009-06-16 21:08:06 +0000450/* ft2232_spi.c */
Carl-Daniel Hailfingerfeea2722009-07-01 00:02:23 +0000451#define FTDI_FT2232H 0x6010
452#define FTDI_FT4232H 0x6011
Paul Fox05dfbe62009-06-16 21:08:06 +0000453int ft2232_spi_init(void);
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000454int ft2232_spi_send_command(unsigned int writecnt, unsigned int readcnt, const unsigned char *writearr, unsigned char *readarr);
Paul Fox05dfbe62009-06-16 21:08:06 +0000455int ft2232_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
Paul Fox05dfbe62009-06-16 21:08:06 +0000456int ft2232_spi_write_256(struct flashchip *flash, uint8_t *buf);
457
Carl-Daniel Hailfinger547872b2009-09-28 13:15:16 +0000458/* bitbang_spi.c */
Carl-Daniel Hailfinger3a4781e2009-10-01 14:51:25 +0000459extern int bitbang_spi_half_period;
460extern const struct bitbang_spi_master_entry bitbang_spi_master_table[];
Carl-Daniel Hailfinger547872b2009-09-28 13:15:16 +0000461int bitbang_spi_init(void);
462int bitbang_spi_send_command(unsigned int writecnt, unsigned int readcnt, const unsigned char *writearr, unsigned char *readarr);
463int bitbang_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
464int bitbang_spi_write_256(struct flashchip *flash, uint8_t *buf);
465
Carl-Daniel Hailfinger5cca01f2009-11-24 00:20:03 +0000466/* buspirate_spi.c */
Carl-Daniel Hailfingerd5b28fa2009-11-24 18:27:10 +0000467struct buspirate_spispeeds {
468 const char *name;
469 const int speed;
470};
Carl-Daniel Hailfinger5cca01f2009-11-24 00:20:03 +0000471int buspirate_spi_init(void);
472int buspirate_spi_shutdown(void);
473int buspirate_spi_send_command(unsigned int writecnt, unsigned int readcnt, const unsigned char *writearr, unsigned char *readarr);
474int buspirate_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
475
Carl-Daniel Hailfingerd38fac82010-01-19 11:15:48 +0000476/* dediprog.c */
477int dediprog_init(void);
478int dediprog_shutdown(void);
479int dediprog_spi_send_command(unsigned int writecnt, unsigned int readcnt, const unsigned char *writearr, unsigned char *readarr);
480int dediprog_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
481
Uwe Hermann0846f892007-08-23 13:34:59 +0000482/* flashrom.c */
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000483extern enum chipbustype buses_supported;
484struct decode_sizes {
485 uint32_t parallel;
486 uint32_t lpc;
487 uint32_t fwh;
488 uint32_t spi;
489};
490extern struct decode_sizes max_rom_decode;
Carl-Daniel Hailfingeref58a9c2009-08-12 13:32:56 +0000491extern char *programmer_param;
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000492extern unsigned long flashbase;
Uwe Hermannad216bf2009-04-24 16:17:41 +0000493extern int verbose;
Carl-Daniel Hailfingera80cfbc2009-07-22 20:13:00 +0000494extern const char *flashrom_version;
Carl-Daniel Hailfingera84835a2010-01-07 03:24:05 +0000495extern char *chip_to_probe;
Uwe Hermannad216bf2009-04-24 16:17:41 +0000496#define printf_debug(x...) { if (verbose) printf(x); }
Peter Stuge776d2022009-01-26 00:39:57 +0000497void map_flash_registers(struct flashchip *flash);
Carl-Daniel Hailfingercbf563c2009-06-16 08:55:44 +0000498int read_memmapped(struct flashchip *flash, uint8_t *buf, int start, int len);
Carl-Daniel Hailfingerf38431a2009-09-05 02:30:58 +0000499int erase_flash(struct flashchip *flash);
Carl-Daniel Hailfingera84835a2010-01-07 03:24:05 +0000500struct flashchip *probe_flash(struct flashchip *first_flash, int force);
501int read_flash(struct flashchip *flash, char *filename);
502void check_chip_supported(struct flashchip *flash);
503int check_max_decode(enum chipbustype buses, uint32_t size);
Carl-Daniel Hailfinger38a059d2009-06-13 12:04:03 +0000504int min(int a, int b);
Carl-Daniel Hailfinger30f7cb22009-06-15 17:23:36 +0000505int max(int a, int b);
Carl-Daniel Hailfingerd5b28fa2009-11-24 18:27:10 +0000506char *extract_param(char **haystack, char *needle, char *delim);
Carl-Daniel Hailfinger30f7cb22009-06-15 17:23:36 +0000507int check_erased_range(struct flashchip *flash, int start, int len);
508int verify_range(struct flashchip *flash, uint8_t *cmpbuf, int start, int len, char *message);
Uwe Hermannba290d12009-06-17 12:07:12 +0000509char *strcat_realloc(char *dest, const char *src);
Carl-Daniel Hailfingera84835a2010-01-07 03:24:05 +0000510void print_version(void);
511int selfcheck(void);
Carl-Daniel Hailfinger552420b2009-12-24 02:15:55 +0000512int doit(struct flashchip *flash, int force, char *filename, int read_it, int write_it, int erase_it, int verify_it);
Uwe Hermannba290d12009-06-17 12:07:12 +0000513
514#define OK 0
515#define NT 1 /* Not tested */
Uwe Hermann0846f892007-08-23 13:34:59 +0000516
Sean Nelson51e97d72010-01-07 20:09:33 +0000517/* cli_output.c */
518int print(int type, const char *fmt, ...);
Carl-Daniel Hailfingerf8dda682010-01-09 03:22:31 +0000519#define MSG_ERROR 0
520#define MSG_INFO 1
521#define MSG_DEBUG 2
522#define MSG_BARF 3
523#define msg_gerr(...) print(MSG_ERROR, __VA_ARGS__) /* general errors */
524#define msg_perr(...) print(MSG_ERROR, __VA_ARGS__) /* programmer errors */
525#define msg_cerr(...) print(MSG_ERROR, __VA_ARGS__) /* chip errors */
526#define msg_ginfo(...) print(MSG_INFO, __VA_ARGS__) /* general info */
527#define msg_pinfo(...) print(MSG_INFO, __VA_ARGS__) /* programmer info */
528#define msg_cinfo(...) print(MSG_INFO, __VA_ARGS__) /* chip info */
529#define msg_gdbg(...) print(MSG_DEBUG, __VA_ARGS__) /* general debug */
530#define msg_pdbg(...) print(MSG_DEBUG, __VA_ARGS__) /* programmer debug */
531#define msg_cdbg(...) print(MSG_DEBUG, __VA_ARGS__) /* chip debug */
532#define msg_gspew(...) print(MSG_BARF, __VA_ARGS__) /* general debug barf */
533#define msg_pspew(...) print(MSG_BARF, __VA_ARGS__) /* programmer debug barf */
534#define msg_cspew(...) print(MSG_BARF, __VA_ARGS__) /* chip debug barf */
Sean Nelson51e97d72010-01-07 20:09:33 +0000535
Carl-Daniel Hailfingera84835a2010-01-07 03:24:05 +0000536/* cli_classic.c */
537int cli_classic(int argc, char *argv[]);
538
Uwe Hermann0846f892007-08-23 13:34:59 +0000539/* layout.c */
Peter Stuge7ffbc6f2008-06-18 02:08:40 +0000540int show_id(uint8_t *bios, int size, int force);
Uwe Hermann0846f892007-08-23 13:34:59 +0000541int read_romlayout(char *name);
542int find_romentry(char *name);
Carl-Daniel Hailfingerf5fb51c2009-08-19 15:19:18 +0000543int handle_romentries(uint8_t *buffer, struct flashchip *flash);
Uwe Hermann0846f892007-08-23 13:34:59 +0000544
Carl-Daniel Hailfinger00f911e2007-10-15 21:44:47 +0000545/* spi.c */
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000546enum spi_controller {
547 SPI_CONTROLLER_NONE,
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000548#if INTERNAL_SUPPORT == 1
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000549 SPI_CONTROLLER_ICH7,
550 SPI_CONTROLLER_ICH9,
551 SPI_CONTROLLER_IT87XX,
552 SPI_CONTROLLER_SB600,
553 SPI_CONTROLLER_VIA,
554 SPI_CONTROLLER_WBSIO,
Carl-Daniel Hailfinger66ef4e52009-12-13 22:28:00 +0000555#endif
Carl-Daniel Hailfinger3426ef62009-08-19 13:27:58 +0000556#if FT2232_SPI_SUPPORT == 1
Paul Fox05dfbe62009-06-16 21:08:06 +0000557 SPI_CONTROLLER_FT2232,
Carl-Daniel Hailfinger3426ef62009-08-19 13:27:58 +0000558#endif
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +0000559#if DUMMY_SUPPORT == 1
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000560 SPI_CONTROLLER_DUMMY,
Carl-Daniel Hailfinger4740c6f2009-09-16 10:09:21 +0000561#endif
Carl-Daniel Hailfinger5cca01f2009-11-24 00:20:03 +0000562#if BUSPIRATE_SPI_SUPPORT == 1
563 SPI_CONTROLLER_BUSPIRATE,
564#endif
Carl-Daniel Hailfingerd38fac82010-01-19 11:15:48 +0000565#if DEDIPROG_SUPPORT == 1
566 SPI_CONTROLLER_DEDIPROG,
567#endif
Carl-Daniel Hailfinger3426ef62009-08-19 13:27:58 +0000568 SPI_CONTROLLER_INVALID /* This must always be the last entry. */
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000569};
Carl-Daniel Hailfinger3426ef62009-08-19 13:27:58 +0000570extern const int spi_programmer_count;
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000571struct spi_command {
572 unsigned int writecnt;
573 unsigned int readcnt;
574 const unsigned char *writearr;
575 unsigned char *readarr;
576};
Carl-Daniel Hailfinger02487aa2009-07-22 15:36:50 +0000577struct spi_programmer {
578 int (*command)(unsigned int writecnt, unsigned int readcnt,
579 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfinger26f7e642009-09-18 15:50:56 +0000580 int (*multicommand)(struct spi_command *cmds);
Carl-Daniel Hailfinger02487aa2009-07-22 15:36:50 +0000581
582 /* Optimized functions for this programmer */
583 int (*read)(struct flashchip *flash, uint8_t *buf, int start, int len);
584 int (*write_256)(struct flashchip *flash, uint8_t *buf);
585};
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000586
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000587extern enum spi_controller spi_controller;
Carl-Daniel Hailfinger02487aa2009-07-22 15:36:50 +0000588extern const struct spi_programmer spi_programmer[];
Carl-Daniel Hailfinger1dfe0ff2009-05-31 17:57:34 +0000589extern void *spibar;
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000590int spi_send_command(unsigned int writecnt, unsigned int readcnt,
Uwe Hermann394131e2008-10-18 21:14:13 +0000591 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfinger26f7e642009-09-18 15:50:56 +0000592int spi_send_multicommand(struct spi_command *cmds);
Carl-Daniel Hailfinger02487aa2009-07-22 15:36:50 +0000593int default_spi_send_command(unsigned int writecnt, unsigned int readcnt,
594 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfinger26f7e642009-09-18 15:50:56 +0000595int default_spi_send_multicommand(struct spi_command *cmds);
Carl-Daniel Hailfinger5d5c0722009-12-14 03:32:24 +0000596uint32_t spi_get_valid_read_addr(void);
Mats Erik Andersson44e1a192008-09-26 13:19:02 +0000597
Dominik Geyerb46acba2008-05-16 12:55:55 +0000598/* ichspi.c */
Carl-Daniel Hailfinger43634392009-05-01 12:22:17 +0000599int ich_init_opcodes(void);
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000600int ich_spi_send_command(unsigned int writecnt, unsigned int readcnt,
Uwe Hermann394131e2008-10-18 21:14:13 +0000601 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfingercbf563c2009-06-16 08:55:44 +0000602int ich_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
Carl-Daniel Hailfinger96930c32009-05-09 02:30:21 +0000603int ich_spi_write_256(struct flashchip *flash, uint8_t * buf);
Carl-Daniel Hailfinger26f7e642009-09-18 15:50:56 +0000604int ich_spi_send_multicommand(struct spi_command *cmds);
Dominik Geyerb46acba2008-05-16 12:55:55 +0000605
Carl-Daniel Hailfingerbfe5b4a2008-05-13 23:03:12 +0000606/* it87spi.c */
607extern uint16_t it8716f_flashport;
Carl-Daniel Hailfinger24c1a162009-05-25 23:26:50 +0000608void enter_conf_mode_ite(uint16_t port);
609void exit_conf_mode_ite(uint16_t port);
Carl-Daniel Hailfinger14e100c2009-12-22 23:42:04 +0000610struct superio probe_superio_ite(void);
Carl-Daniel Hailfingerb8afecd2009-05-31 18:00:57 +0000611int it87spi_init(void);
Dominik Geyerb46acba2008-05-16 12:55:55 +0000612int it87xx_probe_spi_flash(const char *name);
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000613int it8716f_spi_send_command(unsigned int writecnt, unsigned int readcnt,
Uwe Hermann394131e2008-10-18 21:14:13 +0000614 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfingercbf563c2009-06-16 08:55:44 +0000615int it8716f_spi_chip_read(struct flashchip *flash, uint8_t *buf, int start, int len);
Carl-Daniel Hailfinger96930c32009-05-09 02:30:21 +0000616int it8716f_spi_chip_write_256(struct flashchip *flash, uint8_t *buf);
Carl-Daniel Hailfingerbfe5b4a2008-05-13 23:03:12 +0000617
Jason Wanga3f04be2008-11-28 21:36:51 +0000618/* sb600spi.c */
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000619int sb600_spi_send_command(unsigned int writecnt, unsigned int readcnt,
Jason Wanga3f04be2008-11-28 21:36:51 +0000620 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfingercbf563c2009-06-16 08:55:44 +0000621int sb600_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
Carl-Daniel Hailfinger96930c32009-05-09 02:30:21 +0000622int sb600_spi_write_1(struct flashchip *flash, uint8_t *buf);
Carl-Daniel Hailfinger78185dc2009-05-17 15:49:24 +0000623extern uint8_t *sb600_spibar;
Jason Wanga3f04be2008-11-28 21:36:51 +0000624
Peter Stugebf196e92009-01-26 03:08:45 +0000625/* wbsio_spi.c */
626int wbsio_check_for_spi(const char *name);
Carl-Daniel Hailfingerd0478292009-07-10 21:08:55 +0000627int wbsio_spi_send_command(unsigned int writecnt, unsigned int readcnt,
Uwe Hermannd1129ac2009-05-28 15:07:42 +0000628 const unsigned char *writearr, unsigned char *readarr);
Carl-Daniel Hailfingercbf563c2009-06-16 08:55:44 +0000629int wbsio_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len);
Carl-Daniel Hailfinger96930c32009-05-09 02:30:21 +0000630int wbsio_spi_write_1(struct flashchip *flash, uint8_t *buf);
Peter Stugebf196e92009-01-26 03:08:45 +0000631
Urja Rannikko22915352009-06-23 11:33:43 +0000632/* serprog.c */
Urja Rannikko22915352009-06-23 11:33:43 +0000633int serprog_init(void);
634int serprog_shutdown(void);
635void serprog_chip_writeb(uint8_t val, chipaddr addr);
636uint8_t serprog_chip_readb(const chipaddr addr);
637void serprog_chip_readn(uint8_t *buf, const chipaddr addr, size_t len);
638void serprog_delay(int delay);
Carl-Daniel Hailfingere51ea102009-11-23 19:20:11 +0000639
640/* serial.c */
Patrick Georgie48654c2010-01-06 22:14:39 +0000641#if _WIN32
642typedef HANDLE fdtype;
643#else
644typedef int fdtype;
645#endif
646
Carl-Daniel Hailfingera4a9bfb2009-11-21 11:02:48 +0000647void sp_flush_incoming(void);
Patrick Georgie48654c2010-01-06 22:14:39 +0000648fdtype sp_openserport(char *dev, unsigned int baud);
Carl-Daniel Hailfingere51ea102009-11-23 19:20:11 +0000649void __attribute__((noreturn)) sp_die(char *msg);
Patrick Georgie48654c2010-01-06 22:14:39 +0000650extern fdtype sp_fd;
Carl-Daniel Hailfingerefa151e2010-01-06 16:09:10 +0000651int serialport_shutdown(void);
652int serialport_write(unsigned char *buf, unsigned int writecnt);
653int serialport_read(unsigned char *buf, unsigned int readcnt);
Uwe Hermann1432a602009-06-28 23:26:37 +0000654
Carl-Daniel Hailfinger5d5c0722009-12-14 03:32:24 +0000655#include "chipdrivers.h"
656
Ollie Lho761bf1b2004-03-20 16:46:10 +0000657#endif /* !__FLASH_H__ */