blob: 9c2aa32cadb002ab4f1463e4534f62234023c03d [file] [log] [blame]
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001/*
Uwe Hermannd1107642007-08-29 17:52:32 +00002 * This file is part of the flashrom project.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00003 *
Uwe Hermannd1107642007-08-29 17:52:32 +00004 * Copyright (C) 2005-2007 coresystems GmbH <stepan@coresystems.de>
5 * Copyright (C) 2006 Uwe Hermann <uwe@hermann-uwe.de>
Luc Verhaegen97866082008-02-09 02:03:06 +00006 * Copyright (C) 2007-2008 Luc Verhaegen <libv@skynet.be>
Carl-Daniel Hailfinger92242622007-09-27 14:29:57 +00007 * Copyright (C) 2007 Carl-Daniel Hailfinger
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00008 *
Uwe Hermannd1107642007-08-29 17:52:32 +00009 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; version 2 of the License.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000012 *
Uwe Hermannd1107642007-08-29 17:52:32 +000013 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000021 */
22
23/*
24 * Contains the board specific flash enables.
25 */
26
27#include <stdio.h>
28#include <pci/pci.h>
29#include <stdint.h>
30#include <string.h>
Mart Raudseppfaa62fb2008-02-20 11:11:18 +000031#include <fcntl.h>
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000032#include "flash.h"
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000033
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000034/*
Uwe Hermannffec5f32007-08-23 16:08:21 +000035 * Helper functions for many Winbond Super I/Os of the W836xx range.
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000036 */
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000037/* Enter extended functions */
Ronald G. Minnichfa496922007-10-12 21:22:40 +000038static void w836xx_ext_enter(uint16_t port)
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000039{
Andriy Gapon65c1b862008-05-22 13:22:45 +000040 OUTB(0x87, port);
41 OUTB(0x87, port);
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000042}
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000043
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000044/* Leave extended functions */
Ronald G. Minnichfa496922007-10-12 21:22:40 +000045static void w836xx_ext_leave(uint16_t port)
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000046{
Andriy Gapon65c1b862008-05-22 13:22:45 +000047 OUTB(0xAA, port);
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000048}
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000049
Uwe Hermannffec5f32007-08-23 16:08:21 +000050/* General functions for reading/writing Winbond Super I/Os. */
Ronald G. Minnichfa496922007-10-12 21:22:40 +000051static unsigned char wbsio_read(uint16_t index, uint8_t reg)
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000052{
Andriy Gapon65c1b862008-05-22 13:22:45 +000053 OUTB(reg, index);
54 return INB(index + 1);
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000055}
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000056
Ronald G. Minnichfa496922007-10-12 21:22:40 +000057static void wbsio_write(uint16_t index, uint8_t reg, uint8_t data)
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000058{
Andriy Gapon65c1b862008-05-22 13:22:45 +000059 OUTB(reg, index);
60 OUTB(data, index + 1);
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000061}
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000062
Ronald G. Minnichfa496922007-10-12 21:22:40 +000063static void wbsio_mask(uint16_t index, uint8_t reg, uint8_t data, uint8_t mask)
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000064{
Ronald G. Minnichfa496922007-10-12 21:22:40 +000065 uint8_t tmp;
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000066
Andriy Gapon65c1b862008-05-22 13:22:45 +000067 OUTB(reg, index);
68 tmp = INB(index + 1) & ~mask;
69 OUTB(tmp | (data & mask), index + 1);
Mondrian Nuessleaef1c7c2007-05-03 10:09:23 +000070}
71
Uwe Hermannffec5f32007-08-23 16:08:21 +000072/**
73 * Winbond W83627HF: Raise GPIO24.
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000074 *
75 * Suited for:
Uwe Hermannffec5f32007-08-23 16:08:21 +000076 * - Agami Aruma
77 * - IWILL DK8-HTX
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000078 */
Ronald G. Minnichfa496922007-10-12 21:22:40 +000079static int w83627hf_gpio24_raise(uint16_t index, const char *name)
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000080{
Ronald G. Minnichfa496922007-10-12 21:22:40 +000081 w836xx_ext_enter(index);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000082
Uwe Hermann372eeb52007-12-04 21:49:06 +000083 /* Is this the W83627HF? */
84 if (wbsio_read(index, 0x20) != 0x52) { /* Super I/O device ID reg. */
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000085 fprintf(stderr, "\nERROR: %s: W83627HF: Wrong ID: 0x%02X.\n",
Ronald G. Minnichfa496922007-10-12 21:22:40 +000086 name, wbsio_read(index, 0x20));
87 w836xx_ext_leave(index);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000088 return -1;
89 }
90
Luc Verhaegen7977f4e2007-05-04 04:47:04 +000091 /* PIN89S: WDTO/GP24 multiplex -> GPIO24 */
Ronald G. Minnichfa496922007-10-12 21:22:40 +000092 wbsio_mask(index, 0x2B, 0x10, 0x10);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000093
Uwe Hermann372eeb52007-12-04 21:49:06 +000094 /* Select logical device 8: GPIO port 2 */
95 wbsio_write(index, 0x07, 0x08);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +000096
Ronald G. Minnichfa496922007-10-12 21:22:40 +000097 wbsio_mask(index, 0x30, 0x01, 0x01); /* Activate logical device. */
Ronald G. Minnichfa496922007-10-12 21:22:40 +000098 wbsio_mask(index, 0xF0, 0x00, 0x10); /* GPIO24 -> output */
Ronald G. Minnichfa496922007-10-12 21:22:40 +000099 wbsio_mask(index, 0xF2, 0x00, 0x10); /* Clear GPIO24 inversion */
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000100 wbsio_mask(index, 0xF1, 0x10, 0x10); /* Raise GPIO24 */
Luc Verhaegen7977f4e2007-05-04 04:47:04 +0000101
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000102 w836xx_ext_leave(index);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000103
104 return 0;
105}
106
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000107static int w83627hf_gpio24_raise_2e(const char *name)
108{
Uwe Hermann372eeb52007-12-04 21:49:06 +0000109 /* TODO: Typo? Shouldn't this be 0x2e? */
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000110 return w83627hf_gpio24_raise(0x2d, name);
111}
112
113/**
114 * Winbond W83627THF: GPIO 4, bit 4
115 *
116 * Suited for:
Peter Stugecce26822008-07-21 17:48:40 +0000117 * - MSI K8T Neo2-F
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000118 * - MSI K8N-NEO3
119 */
120static int w83627thf_gpio4_4_raise(uint16_t index, const char *name)
121{
122 w836xx_ext_enter(index);
Uwe Hermann372eeb52007-12-04 21:49:06 +0000123
124 /* Is this the W83627THF? */
125 if (wbsio_read(index, 0x20) != 0x82) { /* Super I/O device ID reg. */
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000126 fprintf(stderr, "\nERROR: %s: W83627THF: Wrong ID: 0x%02X.\n",
127 name, wbsio_read(index, 0x20));
128 w836xx_ext_leave(index);
129 return -1;
130 }
131
132 /* PINxxxxS: GPIO4/bit 4 multiplex -> GPIOXXX */
133
Uwe Hermann372eeb52007-12-04 21:49:06 +0000134 wbsio_write(index, 0x07, 0x09); /* Select LDN 9: GPIO port 4 */
135 wbsio_mask(index, 0x30, 0x02, 0x02); /* Activate logical device. */
136 wbsio_mask(index, 0xF4, 0x00, 0x10); /* GPIO4 bit 4 -> output */
137 wbsio_mask(index, 0xF6, 0x00, 0x10); /* Clear GPIO4 bit 4 inversion */
138 wbsio_mask(index, 0xF5, 0x10, 0x10); /* Raise GPIO4 bit 4 */
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000139
140 w836xx_ext_leave(index);
141
142 return 0;
143}
144
Peter Stugecce26822008-07-21 17:48:40 +0000145static int w83627thf_gpio4_4_raise_2e(const char *name)
146{
147 return w83627thf_gpio4_4_raise(0x2e, name);
148}
149
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000150static int w83627thf_gpio4_4_raise_4e(const char *name)
151{
Uwe Hermann372eeb52007-12-04 21:49:06 +0000152 return w83627thf_gpio4_4_raise(0x4e, name);
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000153}
Uwe Hermann372eeb52007-12-04 21:49:06 +0000154
Uwe Hermannffec5f32007-08-23 16:08:21 +0000155/**
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000156 * Suited for VIAs EPIA M and MII, and maybe other CLE266 based EPIAs.
157 *
Stefan Reinauere3f3e2e2008-01-18 15:33:10 +0000158 * We don't need to do this when using coreboot, GPIO15 is never lowered there.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000159 */
Luc Verhaegen7977f4e2007-05-04 04:47:04 +0000160static int board_via_epia_m(const char *name)
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000161{
Uwe Hermanna7e05482007-05-09 10:17:44 +0000162 struct pci_dev *dev;
Uwe Hermann372eeb52007-12-04 21:49:06 +0000163 uint16_t base;
Uwe Hermanna7e05482007-05-09 10:17:44 +0000164 uint8_t val;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000165
Uwe Hermanna7e05482007-05-09 10:17:44 +0000166 dev = pci_dev_find(0x1106, 0x3177); /* VT8235 ISA bridge */
167 if (!dev) {
Uwe Hermanna502dce2007-10-17 23:55:15 +0000168 fprintf(stderr, "\nERROR: VT8235 ISA bridge not found.\n");
Uwe Hermanna7e05482007-05-09 10:17:44 +0000169 return -1;
170 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000171
Uwe Hermanna7e05482007-05-09 10:17:44 +0000172 /* GPIO12-15 -> output */
173 val = pci_read_byte(dev, 0xE4);
174 val |= 0x10;
175 pci_write_byte(dev, 0xE4, val);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000176
Uwe Hermanna7e05482007-05-09 10:17:44 +0000177 /* Get Power Management IO address. */
178 base = pci_read_word(dev, 0x88) & 0xFF80;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000179
Uwe Hermann372eeb52007-12-04 21:49:06 +0000180 /* Enable GPIO15 which is connected to write protect. */
Andriy Gapon65c1b862008-05-22 13:22:45 +0000181 val = INB(base + 0x4D);
Uwe Hermanna7e05482007-05-09 10:17:44 +0000182 val |= 0x80;
Andriy Gapon65c1b862008-05-22 13:22:45 +0000183 OUTB(val, base + 0x4D);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000184
Uwe Hermanna7e05482007-05-09 10:17:44 +0000185 return 0;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000186}
187
Uwe Hermannffec5f32007-08-23 16:08:21 +0000188/**
Luc Verhaegen32707542007-07-04 17:51:49 +0000189 * Suited for:
Uwe Hermannffec5f32007-08-23 16:08:21 +0000190 * - ASUS A7V8X-MX SE and A7V400-MX: AMD K7 + VIA KM400A + VT8235
191 * - Tyan Tomcat K7M: AMD Geode NX + VIA KM400 + VT8237.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000192 */
Luc Verhaegen7977f4e2007-05-04 04:47:04 +0000193static int board_asus_a7v8x_mx(const char *name)
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000194{
Uwe Hermanna7e05482007-05-09 10:17:44 +0000195 struct pci_dev *dev;
196 uint8_t val;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000197
Uwe Hermanna7e05482007-05-09 10:17:44 +0000198 dev = pci_dev_find(0x1106, 0x3177); /* VT8235 ISA bridge */
Luc Verhaegen32707542007-07-04 17:51:49 +0000199 if (!dev)
200 dev = pci_dev_find(0x1106, 0x3227); /* VT8237 ISA bridge */
Uwe Hermanna7e05482007-05-09 10:17:44 +0000201 if (!dev) {
Luc Verhaegen32707542007-07-04 17:51:49 +0000202 fprintf(stderr, "\nERROR: VT823x ISA bridge not found.\n");
Uwe Hermanna7e05482007-05-09 10:17:44 +0000203 return -1;
204 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000205
Uwe Hermann372eeb52007-12-04 21:49:06 +0000206 /* This bit is marked reserved actually. */
Uwe Hermanna7e05482007-05-09 10:17:44 +0000207 val = pci_read_byte(dev, 0x59);
208 val &= 0x7F;
209 pci_write_byte(dev, 0x59, val);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000210
Uwe Hermann372eeb52007-12-04 21:49:06 +0000211 /* Raise ROM MEMW# line on Winbond W83697 Super I/O. */
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000212 w836xx_ext_enter(0x2E);
Luc Verhaegen7977f4e2007-05-04 04:47:04 +0000213
Uwe Hermann372eeb52007-12-04 21:49:06 +0000214 if (!(wbsio_read(0x2E, 0x24) & 0x02)) /* Flash ROM enabled? */
215 wbsio_mask(0x2E, 0x24, 0x08, 0x08); /* Enable MEMW#. */
Luc Verhaegen7977f4e2007-05-04 04:47:04 +0000216
Ronald G. Minnichfa496922007-10-12 21:22:40 +0000217 w836xx_ext_leave(0x2E);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000218
Uwe Hermanna7e05482007-05-09 10:17:44 +0000219 return 0;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000220}
221
Uwe Hermannffec5f32007-08-23 16:08:21 +0000222/**
Luc Verhaegen97866082008-02-09 02:03:06 +0000223 * Suited for VIAs EPIA SP.
224 */
225static int board_via_epia_sp(const char *name)
226{
227 struct pci_dev *dev;
228 uint8_t val;
229
230 dev = pci_dev_find(0x1106, 0x3227); /* VT8237R ISA bridge */
231 if (!dev) {
232 fprintf(stderr, "\nERROR: VT8237R ISA bridge not found.\n");
233 return -1;
234 }
235
236 /* All memory cycles, not just ROM ones, go to LPC */
237 val = pci_read_byte(dev, 0x59);
238 val &= ~0x80;
239 pci_write_byte(dev, 0x59, val);
240
241 return 0;
242}
243
244/**
Luc Verhaegen6b141752007-05-20 16:16:13 +0000245 * Suited for ASUS P5A.
246 *
247 * This is rather nasty code, but there's no way to do this cleanly.
248 * We're basically talking to some unknown device on SMBus, my guess
249 * is that it is the Winbond W83781D that lives near the DIP BIOS.
250 */
Luc Verhaegen6b141752007-05-20 16:16:13 +0000251static int board_asus_p5a(const char *name)
252{
253 uint8_t tmp;
254 int i;
255
256#define ASUSP5A_LOOP 5000
257
Andriy Gapon65c1b862008-05-22 13:22:45 +0000258 OUTB(0x00, 0xE807);
259 OUTB(0xEF, 0xE803);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000260
Andriy Gapon65c1b862008-05-22 13:22:45 +0000261 OUTB(0xFF, 0xE800);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000262
263 for (i = 0; i < ASUSP5A_LOOP; i++) {
Andriy Gapon65c1b862008-05-22 13:22:45 +0000264 OUTB(0xE1, 0xFF);
265 if (INB(0xE800) & 0x04)
Luc Verhaegen6b141752007-05-20 16:16:13 +0000266 break;
267 }
268
269 if (i == ASUSP5A_LOOP) {
270 printf("%s: Unable to contact device.\n", name);
271 return -1;
272 }
273
Andriy Gapon65c1b862008-05-22 13:22:45 +0000274 OUTB(0x20, 0xE801);
275 OUTB(0x20, 0xE1);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000276
Andriy Gapon65c1b862008-05-22 13:22:45 +0000277 OUTB(0xFF, 0xE802);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000278
279 for (i = 0; i < ASUSP5A_LOOP; i++) {
Andriy Gapon65c1b862008-05-22 13:22:45 +0000280 tmp = INB(0xE800);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000281 if (tmp & 0x70)
282 break;
283 }
284
285 if ((i == ASUSP5A_LOOP) || !(tmp & 0x10)) {
286 printf("%s: failed to read device.\n", name);
287 return -1;
288 }
289
Andriy Gapon65c1b862008-05-22 13:22:45 +0000290 tmp = INB(0xE804);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000291 tmp &= ~0x02;
292
Andriy Gapon65c1b862008-05-22 13:22:45 +0000293 OUTB(0x00, 0xE807);
294 OUTB(0xEE, 0xE803);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000295
Andriy Gapon65c1b862008-05-22 13:22:45 +0000296 OUTB(tmp, 0xE804);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000297
Andriy Gapon65c1b862008-05-22 13:22:45 +0000298 OUTB(0xFF, 0xE800);
299 OUTB(0xE1, 0xFF);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000300
Andriy Gapon65c1b862008-05-22 13:22:45 +0000301 OUTB(0x20, 0xE801);
302 OUTB(0x20, 0xE1);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000303
Andriy Gapon65c1b862008-05-22 13:22:45 +0000304 OUTB(0xFF, 0xE802);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000305
306 for (i = 0; i < ASUSP5A_LOOP; i++) {
Andriy Gapon65c1b862008-05-22 13:22:45 +0000307 tmp = INB(0xE800);
Luc Verhaegen6b141752007-05-20 16:16:13 +0000308 if (tmp & 0x70)
309 break;
310 }
311
312 if ((i == ASUSP5A_LOOP) || !(tmp & 0x10)) {
313 printf("%s: failed to write to device.\n", name);
314 return -1;
315 }
316
317 return 0;
318}
319
Stefan Reinauer1c283f42007-06-05 12:51:52 +0000320static int board_ibm_x3455(const char *name)
321{
322 uint8_t byte;
323
Uwe Hermanne823ee02007-06-05 15:02:18 +0000324 /* Set GPIO lines in the Broadcom HT-1000 southbridge. */
Andriy Gapon65c1b862008-05-22 13:22:45 +0000325 OUTB(0x45, 0xcd6);
326 byte = INB(0xcd7);
327 OUTB(byte | 0x20, 0xcd7);
Stefan Reinauer1c283f42007-06-05 12:51:52 +0000328
329 return 0;
330}
331
Luc Verhaegenfdd0c582007-08-11 16:59:11 +0000332/**
333 * Suited for EPoX EP-BX3, and maybe some other Intel 440BX based boards.
334 */
335static int board_epox_ep_bx3(const char *name)
336{
337 uint8_t tmp;
338
339 /* Raise GPIO22. */
Andriy Gapon65c1b862008-05-22 13:22:45 +0000340 tmp = INB(0x4036);
341 OUTB(tmp, 0xEB);
Luc Verhaegenfdd0c582007-08-11 16:59:11 +0000342
343 tmp |= 0x40;
344
Andriy Gapon65c1b862008-05-22 13:22:45 +0000345 OUTB(tmp, 0x4036);
346 OUTB(tmp, 0xEB);
Luc Verhaegenfdd0c582007-08-11 16:59:11 +0000347
348 return 0;
349}
350
Uwe Hermannffec5f32007-08-23 16:08:21 +0000351/**
Uwe Hermann372eeb52007-12-04 21:49:06 +0000352 * Suited for Acorp 6A815EPD.
Jonathan A. Kollaschc7785562007-12-02 19:03:23 +0000353 */
354static int board_acorp_6a815epd(const char *name)
355{
356 struct pci_dev *dev;
357 uint16_t port;
358 uint8_t val;
359
Uwe Hermann394131e2008-10-18 21:14:13 +0000360 dev = pci_dev_find(0x8086, 0x2440); /* Intel ICH2 LPC */
Jonathan A. Kollaschc7785562007-12-02 19:03:23 +0000361 if (!dev) {
362 fprintf(stderr, "\nERROR: ICH2 LPC bridge not found.\n");
363 return -1;
364 }
365
366 /* Use GPIOBASE register to find where the GPIO is mapped. */
Uwe Hermann372eeb52007-12-04 21:49:06 +0000367 port = (pci_read_word(dev, 0x58) & 0xFFC0) + 0xE;
Jonathan A. Kollaschc7785562007-12-02 19:03:23 +0000368
Andriy Gapon65c1b862008-05-22 13:22:45 +0000369 val = INB(port);
Uwe Hermann394131e2008-10-18 21:14:13 +0000370 val |= 0x80; /* Top Block Lock -- pin 8 of PLCC32 */
371 val |= 0x40; /* Lower Blocks Lock -- pin 7 of PLCC32 */
Andriy Gapon65c1b862008-05-22 13:22:45 +0000372 OUTB(val, port);
Jonathan A. Kollaschc7785562007-12-02 19:03:23 +0000373
374 return 0;
375}
376
377/**
Mart Raudseppfaa62fb2008-02-20 11:11:18 +0000378 * Suited for Artec Group DBE61 and DBE62.
379 */
380static int board_artecgroup_dbe6x(const char *name)
381{
382#define DBE6x_MSR_DIVIL_BALL_OPTS 0x51400015
383#define DBE6x_PRI_BOOT_LOC_SHIFT (2)
384#define DBE6x_BOOT_OP_LATCHED_SHIFT (8)
385#define DBE6x_SEC_BOOT_LOC_SHIFT (10)
386#define DBE6x_PRI_BOOT_LOC (3 << DBE6x_PRI_BOOT_LOC_SHIFT)
387#define DBE6x_BOOT_OP_LATCHED (3 << DBE6x_BOOT_OP_LATCHED_SHIFT)
388#define DBE6x_SEC_BOOT_LOC (3 << DBE6x_SEC_BOOT_LOC_SHIFT)
389#define DBE6x_BOOT_LOC_FLASH (2)
390#define DBE6x_BOOT_LOC_FWHUB (3)
391
392 unsigned long msr[2];
393 int msr_fd;
394 unsigned long boot_loc;
395
396 msr_fd = open("/dev/cpu/0/msr", O_RDWR);
397 if (msr_fd == -1) {
398 perror("open /dev/cpu/0/msr");
399 return -1;
400 }
401
402 if (lseek(msr_fd, DBE6x_MSR_DIVIL_BALL_OPTS, SEEK_SET) == -1) {
403 perror("lseek");
404 close(msr_fd);
405 return -1;
406 }
407
Uwe Hermann394131e2008-10-18 21:14:13 +0000408 if (read(msr_fd, (void *)msr, 8) != 8) {
Mart Raudseppfaa62fb2008-02-20 11:11:18 +0000409 perror("read");
410 close(msr_fd);
411 return -1;
412 }
413
414 if ((msr[0] & (DBE6x_BOOT_OP_LATCHED)) ==
415 (DBE6x_BOOT_LOC_FWHUB << DBE6x_BOOT_OP_LATCHED_SHIFT))
416 boot_loc = DBE6x_BOOT_LOC_FWHUB;
417 else
418 boot_loc = DBE6x_BOOT_LOC_FLASH;
419
420 msr[0] &= ~(DBE6x_PRI_BOOT_LOC | DBE6x_SEC_BOOT_LOC);
421 msr[0] |= ((boot_loc << DBE6x_PRI_BOOT_LOC_SHIFT) |
Uwe Hermann394131e2008-10-18 21:14:13 +0000422 (boot_loc << DBE6x_SEC_BOOT_LOC_SHIFT));
Mart Raudseppfaa62fb2008-02-20 11:11:18 +0000423
424 if (lseek(msr_fd, DBE6x_MSR_DIVIL_BALL_OPTS, SEEK_SET) == -1) {
425 perror("lseek");
426 close(msr_fd);
427 return -1;
428 }
429
Uwe Hermann394131e2008-10-18 21:14:13 +0000430 if (write(msr_fd, (void *)msr, 8) != 8) {
Mart Raudseppfaa62fb2008-02-20 11:11:18 +0000431 perror("write");
432 close(msr_fd);
433 return -1;
434 }
435
436 close(msr_fd);
437 return 0;
438}
439
Uwe Hermann93f66db2008-05-22 21:19:38 +0000440/**
441 * Set the specified GPIO on the specified ICHx southbridge to high.
442 *
443 * @param name The name of this board.
444 * @param ich_vendor PCI vendor ID of the specified ICHx southbridge.
445 * @param ich_device PCI device ID of the specified ICHx southbridge.
446 * @param gpiobase_reg GPIOBASE register offset in the LPC bridge.
447 * @param gp_lvl Offset of GP_LVL register in I/O space, relative to GPIOBASE.
448 * @param gp_lvl_bitmask GP_LVL bitmask (set GPIO bits to 1, all others to 0).
449 * @param gpio_bit The bit (GPIO) which shall be set to high.
450 * @return If the write-enable was successful return 0, otherwise return -1.
451 */
452static int ich_gpio_raise(const char *name, uint16_t ich_vendor,
453 uint16_t ich_device, uint8_t gpiobase_reg,
454 uint8_t gp_lvl, uint32_t gp_lvl_bitmask,
455 unsigned int gpio_bit)
456{
457 struct pci_dev *dev;
458 uint16_t gpiobar;
459 uint32_t reg32;
460
Uwe Hermann394131e2008-10-18 21:14:13 +0000461 dev = pci_dev_find(ich_vendor, ich_device); /* Intel ICHx LPC */
Uwe Hermann93f66db2008-05-22 21:19:38 +0000462 if (!dev) {
463 fprintf(stderr, "\nERROR: ICHx LPC dev %4x:%4x not found.\n",
464 ich_vendor, ich_device);
465 return -1;
466 }
467
468 /* Use GPIOBASE register to find the I/O space for GPIO. */
469 gpiobar = pci_read_word(dev, gpiobase_reg) & gp_lvl_bitmask;
470
471 /* Set specified GPIO to high. */
472 reg32 = INL(gpiobar + gp_lvl);
473 reg32 |= (1 << gpio_bit);
474 OUTL(reg32, gpiobar + gp_lvl);
475
476 return 0;
477}
478
479/**
480 * Suited for ASUS P4B266.
481 */
482static int ich2_gpio22_raise(const char *name)
483{
484 return ich_gpio_raise(name, 0x8086, 0x2440, 0x58, 0x0c, 0xffc0, 22);
485}
486
Stefan Reinauerac378972008-03-17 22:59:40 +0000487static int board_kontron_986lcd_m(const char *name)
488{
489 struct pci_dev *dev;
490 uint16_t gpiobar;
491 uint32_t val;
492
493#define ICH7_GPIO_LVL2 0x38
494
Uwe Hermann394131e2008-10-18 21:14:13 +0000495 dev = pci_dev_find(0x8086, 0x27b8); /* Intel ICH7 LPC */
Stefan Reinauerac378972008-03-17 22:59:40 +0000496 if (!dev) {
497 // This will never happen on this board
498 fprintf(stderr, "\nERROR: ICH7 LPC bridge not found.\n");
499 return -1;
500 }
501
502 /* Use GPIOBASE register to find where the GPIO is mapped. */
503 gpiobar = pci_read_word(dev, 0x48) & 0xfffc;
504
Andriy Gapon65c1b862008-05-22 13:22:45 +0000505 val = INL(gpiobar + ICH7_GPIO_LVL2); /* GP_LVL2 */
Stefan Reinauerac378972008-03-17 22:59:40 +0000506 printf_debug("\nGPIOBAR=0x%04x GP_LVL: 0x%08x\n", gpiobar, val);
507
508 /* bit 2 (0x04) = 0 #TBL --> bootblock locking = 1
509 * bit 2 (0x04) = 1 #TBL --> bootblock locking = 0
510 * bit 3 (0x08) = 0 #WP --> block locking = 1
511 * bit 3 (0x08) = 1 #WP --> block locking = 0
512 *
513 * To enable full block locking, you would do:
514 * val &= ~ ((1 << 2) | (1 << 3));
515 */
516 val |= (1 << 2) | (1 << 3);
517
Andriy Gapon65c1b862008-05-22 13:22:45 +0000518 OUTL(val, gpiobar + ICH7_GPIO_LVL2);
Stefan Reinauerac378972008-03-17 22:59:40 +0000519
520 return 0;
521}
522
Mart Raudseppfaa62fb2008-02-20 11:11:18 +0000523/**
Peter Stuge4aa71562008-06-11 02:22:42 +0000524 * Suited for:
525 * - BioStar P4M80-M4: Intel P4 + VIA P4M800 + VT8237
Peter Stuge663f1712008-06-13 01:39:45 +0000526 * - GIGABYTE GA-7VT600: AMD K7 + VIA KT600 + VT8237
Peter Stuge4aa71562008-06-11 02:22:42 +0000527 */
528static int board_biostar_p4m80_m4(const char *name)
529{
530 /* enter IT87xx conf mode */
531 OUTB(0x87, 0x2e);
532 OUTB(0x01, 0x2e);
533 OUTB(0x55, 0x2e);
534 OUTB(0x55, 0x2e);
535
536 /* select right flash chip */
537 wbsio_mask(0x2e, 0x22, 0x80, 0x80);
538
539 /* bit 3: flash chip write enable
540 * bit 7: map flash chip at 1MB-128K (why though? ignoring this.)
541 */
542 wbsio_mask(0x2e, 0x24, 0x04, 0x04);
543
544 /* exit IT87xx conf mode */
545 wbsio_write(0x2, 0x2e, 0x2);
546
547 return 0;
548}
549
550/**
Sean Nelsonb20953c2008-08-19 21:51:39 +0000551 * Winbond W83697HF Super I/O + VIA VT8235 southbridge
552 *
553 * Suited for:
554 * - MSI KT4V and KT4V-L: AMD K7 + VIA KT400 + VT8235
555 * - MSI KT3 Ultra2: AMD K7 + VIA KT333 + VT8235
556 */
557static int board_msi_kt4v(const char *name)
558{
559 struct pci_dev *dev;
560 uint8_t val;
561 uint32_t val2;
562 uint16_t port;
563
564 dev = pci_dev_find(0x1106, 0x3177); /* VT8235 ISA bridge */
565 if (!dev) {
566 fprintf(stderr, "\nERROR: VT823x ISA bridge not found.\n");
567 return -1;
568 }
569
570 val = pci_read_byte(dev, 0x59);
571 val &= 0x0c;
572 pci_write_byte(dev, 0x59, val);
573
574 /* We need the I/O Base Address for this board's flash enable. */
575 port = pci_read_word(dev, 0x88) & 0xff80;
576
577 /* Starting at 'I/O Base + 0x4c' is the GPO Port Output Value.
578 * We must assert GPO12 for our enable, which is in 0x4d.
579 */
580 val2 = INB(port + 0x4d);
581 val2 |= 0x10;
582 OUTB(val2, port + 0x4d);
583
584 /* Raise ROM MEMW# line on Winbond W83697 Super I/O. */
585 w836xx_ext_enter(0x2e);
586 if (!(wbsio_read(0x2e, 0x24) & 0x02)) { /* Flash ROM enabled? */
587 /* Enable MEMW# and set ROM size select to max. (4M). */
588 wbsio_mask(0x2e, 0x24, 0x28, 0x28);
589 }
590 w836xx_ext_leave(0x2e);
591
592 return 0;
593}
594
595/**
Uwe Hermannffec5f32007-08-23 16:08:21 +0000596 * We use 2 sets of IDs here, you're free to choose which is which. This
597 * is to provide a very high degree of certainty when matching a board on
598 * the basis of subsystem/card IDs. As not every vendor handles
599 * subsystem/card IDs in a sane manner.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000600 *
Uwe Hermannffec5f32007-08-23 16:08:21 +0000601 * Keep the second set NULLed if it should be ignored.
Mart Raudseppfaa62fb2008-02-20 11:11:18 +0000602 *
603 * Keep the subsystem IDs NULLed if they don't identify the board fully.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000604 */
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000605struct board_pciid_enable {
Uwe Hermann372eeb52007-12-04 21:49:06 +0000606 /* Any device, but make it sensible, like the ISA bridge. */
Uwe Hermanna7e05482007-05-09 10:17:44 +0000607 uint16_t first_vendor;
608 uint16_t first_device;
609 uint16_t first_card_vendor;
610 uint16_t first_card_device;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000611
Uwe Hermanna7e05482007-05-09 10:17:44 +0000612 /* Any device, but make it sensible, like
Uwe Hermann372eeb52007-12-04 21:49:06 +0000613 * the host bridge. May be NULL.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000614 */
Uwe Hermanna7e05482007-05-09 10:17:44 +0000615 uint16_t second_vendor;
616 uint16_t second_device;
617 uint16_t second_card_vendor;
618 uint16_t second_card_device;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000619
Stefan Reinauere3f3e2e2008-01-18 15:33:10 +0000620 /* The vendor / part name from the coreboot table. */
Uwe Hermann372eeb52007-12-04 21:49:06 +0000621 const char *lb_vendor;
622 const char *lb_part;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000623
Uwe Hermann372eeb52007-12-04 21:49:06 +0000624 const char *name;
Uwe Hermanna7e05482007-05-09 10:17:44 +0000625 int (*enable) (const char *name);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000626};
627
628struct board_pciid_enable board_pciid_enables[] = {
Stephan Guilloux9982aef2009-01-15 00:48:24 +0000629 {
630 .first_vendor = 0x1106,
631 .first_device = 0x0571,
632 .first_card_vendor = 0x1462,
633 .first_card_device = 0x7120,
634 .second_vendor = 0x0000,
635 .second_device = 0x0000,
636 .second_card_vendor = 0x0000,
637 .second_card_device = 0x0000,
638 .lb_vendor = "msi",
639 .lb_part = "kt4v",
640 .name = "MSI KT4V",
641 .enable = board_msi_kt4v,
642 },
643 {
644 .first_vendor = 0x8086,
645 .first_device = 0x1a30,
646 .first_card_vendor = 0x1043,
647 .first_card_device = 0x8070,
648 .second_vendor = 0x8086,
649 .second_device = 0x244b,
650 .second_card_vendor = 0x1043,
651 .second_card_device = 0x8028,
652 .lb_vendor = NULL,
653 .lb_part = NULL,
654 .name = "ASUS P4B266",
655 .enable = ich2_gpio22_raise,
656 },
657 {
658 .first_vendor = 0x10de,
659 .first_device = 0x0360,
660 .first_card_vendor = 0x0000,
661 .first_card_device = 0x0000,
662 .second_vendor = 0x0000,
663 .second_device = 0x0000,
664 .second_card_vendor = 0x0000,
665 .second_card_device = 0x0000,
666 .lb_vendor = "gigabyte",
667 .lb_part = "m57sli",
668 .name = "GIGABYTE GA-M57SLI-S4",
669 .enable = it87xx_probe_spi_flash,
670 },
671 {
672 .first_vendor = 0x10de,
673 .first_device = 0x03e0,
674 .first_card_vendor = 0x0000,
675 .first_card_device = 0x0000,
676 .second_vendor = 0x0000,
677 .second_device = 0x0000,
678 .second_card_vendor = 0x0000,
679 .second_card_device = 0x0000,
680 .lb_vendor = "gigabyte",
681 .lb_part = "m61p",
682 .name = "GIGABYTE GA-M61P-S3",
683 .enable = it87xx_probe_spi_flash,
684 },
685 {
686 .first_vendor = 0x1002,
687 .first_device = 0x4398,
688 .first_card_vendor = 0x1458,
689 .first_card_device = 0x5004,
690 .second_vendor = 0x1002,
691 .second_device = 0x4385,
692 .second_card_vendor = 0x1458,
693 .second_card_device = 0x4385,
694 .lb_vendor = NULL,
695 .lb_part = NULL,
696 .name = "GIGABYTE GA-MA78G-DS3H",
697 .enable = it87xx_probe_spi_flash,
698 },
699 {
700 .first_vendor = 0x1039,
701 .first_device = 0x0761,
702 .first_card_vendor = 0x0000,
703 .first_card_device = 0x0000,
704 .second_vendor = 0x0000,
705 .second_device = 0x0000,
706 .second_card_vendor = 0x0000,
707 .second_card_device = 0x0000,
708 .lb_vendor = "gigabyte",
709 .lb_part = "2761gxdk",
710 .name = "GIGABYTE GA-2761GXDK",
711 .enable = it87xx_probe_spi_flash,
712 },
713 {
714 .first_vendor = 0x1022,
715 .first_device = 0x7468,
716 .first_card_vendor = 0x0000,
717 .first_card_device = 0x0000,
718 .second_vendor = 0x0000,
719 .second_device = 0x0000,
720 .second_card_vendor = 0x0000,
721 .second_card_device = 0x0000,
722 .lb_vendor = "iwill",
723 .lb_part = "dk8_htx",
724 .name = "IWILL DK8-HTX",
725 .enable = w83627hf_gpio24_raise_2e,
726 },
727 {
728 .first_vendor = 0x10de,
729 .first_device = 0x005e,
730 .first_card_vendor = 0x0000,
731 .first_card_device = 0x0000,
732 .second_vendor = 0x0000,
733 .second_device = 0x0000,
734 .second_card_vendor = 0x0000,
735 .second_card_device = 0x0000,
736 .lb_vendor = "msi",
737 .lb_part = "k8n-neo3",
738 .name = "MSI K8N Neo3",
739 .enable = w83627thf_gpio4_4_raise_4e,
740 },
741 {
742 .first_vendor = 0x1022,
743 .first_device = 0x746B,
744 .first_card_vendor = 0x1022,
745 .first_card_device = 0x36C0,
746 .second_vendor = 0x0000,
747 .second_device = 0x0000,
748 .second_card_vendor = 0x0000,
749 .second_card_device = 0x0000,
750 .lb_vendor = "AGAMI",
751 .lb_part = "ARUMA",
752 .name = "agami Aruma",
753 .enable = w83627hf_gpio24_raise_2e,
754 },
755 {
756 .first_vendor = 0x1106,
757 .first_device = 0x3177,
758 .first_card_vendor = 0x1106,
759 .first_card_device = 0xAA01,
760 .second_vendor = 0x1106,
761 .second_device = 0x3123,
762 .second_card_vendor = 0x1106,
763 .second_card_device = 0xAA01,
764 .lb_vendor = NULL,
765 .lb_part = NULL,
766 .name = "VIA EPIA M/MII/...",
767 .enable = board_via_epia_m,
768 },
769 {
770 .first_vendor = 0x1106,
771 .first_device = 0x3177,
772 .first_card_vendor = 0x1043,
773 .first_card_device = 0x80A1,
774 .second_vendor = 0x1106,
775 .second_device = 0x3205,
776 .second_card_vendor = 0x1043,
777 .second_card_device = 0x8118,
778 .lb_vendor = NULL,
779 .lb_part = NULL,
780 .name = "ASUS A7V8-MX SE",
781 .enable = board_asus_a7v8x_mx,
782 },
783 {
784 .first_vendor = 0x1106,
785 .first_device = 0x3227,
786 .first_card_vendor = 0x1106,
787 .first_card_device = 0xAA01,
788 .second_vendor = 0x1106,
789 .second_device = 0x0259,
790 .second_card_vendor = 0x1106,
791 .second_card_device = 0xAA01,
792 .lb_vendor = NULL,
793 .lb_part = NULL,
794 .name = "VIA EPIA SP",
795 .enable = board_via_epia_sp,
796 },
797 {
798 .first_vendor = 0x1106,
799 .first_device = 0x0314,
800 .first_card_vendor = 0x1106,
801 .first_card_device = 0xaa08,
802 .second_vendor = 0x1106,
803 .second_device = 0x3227,
804 .second_card_vendor = 0x1106,
805 .second_card_device = 0xAA08,
806 .lb_vendor = NULL,
807 .lb_part = NULL,
808 .name = "VIA EPIA-CN",
809 .enable = board_via_epia_sp,
810 },
811 {
812 .first_vendor = 0x8086,
813 .first_device = 0x1076,
814 .first_card_vendor = 0x8086,
815 .first_card_device = 0x1176,
816 .second_vendor = 0x1106,
817 .second_device = 0x3059,
818 .second_card_vendor = 0x10f1,
819 .second_card_device = 0x2498,
820 .lb_vendor = NULL,
821 .lb_part = NULL,
822 .name = "Tyan Tomcat K7M",
823 .enable = board_asus_a7v8x_mx,
824 },
825 {
826 .first_vendor = 0x10B9,
827 .first_device = 0x1541,
828 .first_card_vendor = 0x0000,
829 .first_card_device = 0x0000,
830 .second_vendor = 0x10B9,
831 .second_device = 0x1533,
832 .second_card_vendor = 0x0000,
833 .second_card_device = 0x0000,
834 .lb_vendor = "asus",
835 .lb_part = "p5a",
836 .name = "ASUS P5A",
837 .enable = board_asus_p5a,
838 },
839 {
840 .first_vendor = 0x1166,
841 .first_device = 0x0205,
842 .first_card_vendor = 0x1014,
843 .first_card_device = 0x0347,
844 .second_vendor = 0x0000,
845 .second_device = 0x0000,
846 .second_card_vendor = 0x0000,
847 .second_card_device = 0x0000,
848 .lb_vendor = "ibm",
849 .lb_part = "x3455",
850 .name = "IBM x3455",
851 .enable = board_ibm_x3455,
852 },
853 {
854 .first_vendor = 0x8086,
855 .first_device = 0x7110,
856 .first_card_vendor = 0x0000,
857 .first_card_device = 0x0000,
858 .second_vendor = 0x8086,
859 .second_device = 0x7190,
860 .second_card_vendor = 0x0000,
861 .second_card_device = 0x0000,
862 .lb_vendor = "epox",
863 .lb_part = "ep-bx3",
864 .name = "EPoX EP-BX3",
865 .enable = board_epox_ep_bx3,
866 },
867 {
868 .first_vendor = 0x8086,
869 .first_device = 0x1130,
870 .first_card_vendor = 0x0000,
871 .first_card_device = 0x0000,
872 .second_vendor = 0x105a,
873 .second_device = 0x0d30,
874 .second_card_vendor = 0x105a,
875 .second_card_device = 0x4d33,
876 .lb_vendor = "acorp",
877 .lb_part = "6a815epd",
878 .name = "Acorp 6A815EPD",
879 .enable = board_acorp_6a815epd,
880 },
881 {
882 .first_vendor = 0x1022,
883 .first_device = 0x2090,
884 .first_card_vendor = 0x0000,
885 .first_card_device = 0x0000,
886 .second_vendor = 0x1022,
887 .second_device = 0x2080,
888 .second_card_vendor = 0x0000,
889 .second_card_device = 0x0000,
890 .lb_vendor = "artecgroup",
891 .lb_part = "dbe61",
892 .name = "Artec Group DBE61",
893 .enable = board_artecgroup_dbe6x,
894 },
895 {
896 .first_vendor = 0x1022,
897 .first_device = 0x2090,
898 .first_card_vendor = 0x0000,
899 .first_card_device = 0x0000,
900 .second_vendor = 0x1022,
901 .second_device = 0x2080,
902 .second_card_vendor = 0x0000,
903 .second_card_device = 0x0000,
904 .lb_vendor = "artecgroup",
905 .lb_part = "dbe62",
906 .name = "Artec Group DBE62",
907 .enable = board_artecgroup_dbe6x,
908 },
Uwe Hermann0ab42982008-12-22 16:40:45 +0000909 /* Note: There are >= 2 version of the Kontron 986LCD-M/mITX! */
Stephan Guilloux9982aef2009-01-15 00:48:24 +0000910 {
911 .first_vendor = 0x8086,
912 .first_device = 0x27b8,
913 .first_card_vendor = 0x0000,
914 .first_card_device = 0x0000,
915 .second_vendor = 0x0000,
916 .second_device = 0x0000,
917 .second_card_vendor = 0x0000,
918 .second_card_device = 0x0000,
919 .lb_vendor = "kontron",
920 .lb_part = "986lcd-m",
921 .name = "Kontron 986LCD-M",
922 .enable = board_kontron_986lcd_m,
923 },
924 {
925 .first_vendor = 0x10ec,
926 .first_device = 0x8168,
927 .first_card_vendor = 0x10ec,
928 .first_card_device = 0x8168,
929 .second_vendor = 0x104c,
930 .second_device = 0x8023,
931 .second_card_vendor = 0x104c,
932 .second_card_device = 0x8019,
933 .lb_vendor = "kontron",
934 .lb_part = "986lcd-m",
935 .name = "Kontron 986LCD-M",
936 .enable = board_kontron_986lcd_m,
937 },
938 {
939 .first_vendor = 0x1106,
940 .first_device = 0x3149,
941 .first_card_vendor = 0x1565,
942 .first_card_device = 0x3206,
943 .second_vendor = 0x1106,
944 .second_device = 0x3344,
945 .second_card_vendor = 0x1565,
946 .second_card_device = 0x1202,
947 .lb_vendor = NULL,
948 .lb_part = NULL,
949 .name = "BioStar P4M80-M4",
950 .enable = board_biostar_p4m80_m4,
951 },
952 {
953 .first_vendor = 0x1106,
954 .first_device = 0x3227,
955 .first_card_vendor = 0x1458,
956 .first_card_device = 0x5001,
957 .second_vendor = 0x10ec,
958 .second_device = 0x8139,
959 .second_card_vendor = 0x1458,
960 .second_card_device = 0xe000,
961 .lb_vendor = NULL,
962 .lb_part = NULL,
963 .name = "GIGABYTE GA-7VT600",
964 .enable = board_biostar_p4m80_m4,
965 },
966 {
967 .first_vendor = 0x1106,
968 .first_device = 0x3149,
969 .first_card_vendor = 0x1462,
970 .first_card_device = 0x7094,
971 .second_vendor = 0x10ec,
972 .second_device = 0x8167,
973 .second_card_vendor = 0x1462,
974 .second_card_device = 0x094c,
975 .lb_vendor = NULL,
976 .lb_part = NULL,
977 .name = "MSI K8T Neo2",
978 .enable = w83627thf_gpio4_4_raise_2e,
979 },
980 {
981 .first_vendor = 0,
982 .first_device = 0,
983 .first_card_vendor = 0,
984 .first_card_device = 0,
985 .second_vendor = 0,
986 .second_device = 0,
987 .second_card_vendor = 0,
988 .second_card_device = 0,
989 .lb_vendor = NULL,
990 .lb_part = NULL,
991 } /* Keep this */
Luc Verhaegen8e3a6002007-04-04 22:45:58 +0000992};
993
Uwe Hermanne5ac1642008-03-12 11:54:51 +0000994void print_supported_boards(void)
995{
996 int i;
997
998 printf("\nSupported mainboards (this list is not exhaustive!):\n\n");
999
Uwe Hermann23c3d952008-03-13 18:41:07 +00001000 for (i = 0; board_pciid_enables[i].name != NULL; i++) {
1001 if (board_pciid_enables[i].lb_vendor != NULL) {
1002 printf("%s (-m %s:%s)\n", board_pciid_enables[i].name,
1003 board_pciid_enables[i].lb_vendor,
1004 board_pciid_enables[i].lb_part);
1005 } else {
1006 printf("%s (autodetected)\n",
1007 board_pciid_enables[i].name);
1008 }
1009 }
Uwe Hermanne5ac1642008-03-12 11:54:51 +00001010
1011 printf("\nSee also: http://coreboot.org/Flashrom\n");
1012}
1013
Uwe Hermannffec5f32007-08-23 16:08:21 +00001014/**
Stefan Reinauere3f3e2e2008-01-18 15:33:10 +00001015 * Match boards on coreboot table gathered vendor and part name.
Uwe Hermannffec5f32007-08-23 16:08:21 +00001016 * Require main PCI IDs to match too as extra safety.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001017 */
Uwe Hermann394131e2008-10-18 21:14:13 +00001018static struct board_pciid_enable *board_match_coreboot_name(const char *vendor,
1019 const char *part)
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001020{
Uwe Hermanna7e05482007-05-09 10:17:44 +00001021 struct board_pciid_enable *board = board_pciid_enables;
Peter Stuge6b53fed2008-01-27 16:21:21 +00001022 struct board_pciid_enable *partmatch = NULL;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001023
Uwe Hermanna7e05482007-05-09 10:17:44 +00001024 for (; board->name; board++) {
Uwe Hermann394131e2008-10-18 21:14:13 +00001025 if (vendor && (!board->lb_vendor
1026 || strcasecmp(board->lb_vendor, vendor)))
Uwe Hermanna7e05482007-05-09 10:17:44 +00001027 continue;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001028
Peter Stuge0b9c5f32008-07-02 00:47:30 +00001029 if (!board->lb_part || strcasecmp(board->lb_part, part))
Uwe Hermanna7e05482007-05-09 10:17:44 +00001030 continue;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001031
Uwe Hermanna7e05482007-05-09 10:17:44 +00001032 if (!pci_dev_find(board->first_vendor, board->first_device))
1033 continue;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001034
Uwe Hermanna7e05482007-05-09 10:17:44 +00001035 if (board->second_vendor &&
Uwe Hermann394131e2008-10-18 21:14:13 +00001036 !pci_dev_find(board->second_vendor, board->second_device))
Uwe Hermanna7e05482007-05-09 10:17:44 +00001037 continue;
Peter Stuge6b53fed2008-01-27 16:21:21 +00001038
1039 if (vendor)
1040 return board;
1041
1042 if (partmatch) {
1043 /* a second entry has a matching part name */
1044 printf("AMBIGUOUS BOARD NAME: %s\n", part);
1045 printf("At least vendors '%s' and '%s' match.\n",
Uwe Hermann394131e2008-10-18 21:14:13 +00001046 partmatch->lb_vendor, board->lb_vendor);
Peter Stuge6b53fed2008-01-27 16:21:21 +00001047 printf("Please use the full -m vendor:part syntax.\n");
1048 return NULL;
1049 }
1050 partmatch = board;
Uwe Hermanna7e05482007-05-09 10:17:44 +00001051 }
Uwe Hermann372eeb52007-12-04 21:49:06 +00001052
Peter Stuge6b53fed2008-01-27 16:21:21 +00001053 if (partmatch)
1054 return partmatch;
1055
Peter Stuge00019d92008-07-02 00:59:29 +00001056 printf("\nUnknown vendor:board from coreboot table or -m option: %s:%s\n\n", vendor, part);
Uwe Hermanna7e05482007-05-09 10:17:44 +00001057 return NULL;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001058}
1059
Uwe Hermannffec5f32007-08-23 16:08:21 +00001060/**
1061 * Match boards on PCI IDs and subsystem IDs.
1062 * Second set of IDs can be main only or missing completely.
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001063 */
1064static struct board_pciid_enable *board_match_pci_card_ids(void)
1065{
Uwe Hermanna7e05482007-05-09 10:17:44 +00001066 struct board_pciid_enable *board = board_pciid_enables;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001067
Uwe Hermanna7e05482007-05-09 10:17:44 +00001068 for (; board->name; board++) {
1069 if (!board->first_card_vendor || !board->first_card_device)
1070 continue;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001071
Uwe Hermanna7e05482007-05-09 10:17:44 +00001072 if (!pci_card_find(board->first_vendor, board->first_device,
Uwe Hermann394131e2008-10-18 21:14:13 +00001073 board->first_card_vendor,
1074 board->first_card_device))
Uwe Hermanna7e05482007-05-09 10:17:44 +00001075 continue;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001076
Uwe Hermanna7e05482007-05-09 10:17:44 +00001077 if (board->second_vendor) {
1078 if (board->second_card_vendor) {
1079 if (!pci_card_find(board->second_vendor,
Uwe Hermann394131e2008-10-18 21:14:13 +00001080 board->second_device,
1081 board->second_card_vendor,
1082 board->second_card_device))
Uwe Hermanna7e05482007-05-09 10:17:44 +00001083 continue;
1084 } else {
1085 if (!pci_dev_find(board->second_vendor,
Uwe Hermann394131e2008-10-18 21:14:13 +00001086 board->second_device))
Uwe Hermanna7e05482007-05-09 10:17:44 +00001087 continue;
1088 }
1089 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001090
Uwe Hermanna7e05482007-05-09 10:17:44 +00001091 return board;
1092 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001093
Uwe Hermanna7e05482007-05-09 10:17:44 +00001094 return NULL;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001095}
1096
Uwe Hermann372eeb52007-12-04 21:49:06 +00001097int board_flash_enable(const char *vendor, const char *part)
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001098{
Uwe Hermanna7e05482007-05-09 10:17:44 +00001099 struct board_pciid_enable *board = NULL;
1100 int ret = 0;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001101
Peter Stuge6b53fed2008-01-27 16:21:21 +00001102 if (part)
Stefan Reinauere3f3e2e2008-01-18 15:33:10 +00001103 board = board_match_coreboot_name(vendor, part);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001104
Uwe Hermanna7e05482007-05-09 10:17:44 +00001105 if (!board)
1106 board = board_match_pci_card_ids();
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001107
Uwe Hermanna7e05482007-05-09 10:17:44 +00001108 if (board) {
Uwe Hermann793bdcd2008-05-22 22:47:04 +00001109 printf("Found board \"%s\", enabling flash write... ",
Uwe Hermann394131e2008-10-18 21:14:13 +00001110 board->name);
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001111
Uwe Hermanna7e05482007-05-09 10:17:44 +00001112 ret = board->enable(board->name);
1113 if (ret)
Uwe Hermanna502dce2007-10-17 23:55:15 +00001114 printf("FAILED!\n");
Uwe Hermanna7e05482007-05-09 10:17:44 +00001115 else
1116 printf("OK.\n");
1117 }
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001118
Uwe Hermanna7e05482007-05-09 10:17:44 +00001119 return ret;
Luc Verhaegen8e3a6002007-04-04 22:45:58 +00001120}