blob: 42741a70c6caa5a7ff4e13151426fbda412a0295 [file] [log] [blame]
Uwe Hermannddd5c9e2010-02-21 21:17:00 +00001/*
2 * This file is part of the flashrom project.
3 *
4 * Copyright (C) 2010 Uwe Hermann <uwe@hermann-uwe.de>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000015 */
16
17#include <stdlib.h>
18#include <string.h>
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000019#include "flash.h"
Carl-Daniel Hailfinger5b997c32010-07-27 22:41:39 +000020#include "programmer.h"
Thomas Heijligena0655202021-12-14 16:36:05 +010021#include "hwaccess_x86_io.h"
Thomas Heijligend96c97c2021-11-02 21:03:00 +010022#include "platform/pci.h"
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000023
24#define BIOS_ROM_ADDR 0x90
25#define BIOS_ROM_DATA 0x94
26
27#define REG_FLASH_ACCESS 0x58
28
29#define PCI_VENDOR_ID_HPT 0x1103
30
Stefan Tauner0ccec8f2014-06-01 23:49:03 +000031static uint32_t io_base_addr = 0;
32
Thomas Heijligencc853d82021-05-04 15:32:17 +020033static const struct dev_entry ata_hpt[] = {
Michael Karcher84486392010-02-24 00:04:40 +000034 {0x1103, 0x0004, NT, "Highpoint", "HPT366/368/370/370A/372/372N"},
35 {0x1103, 0x0005, NT, "Highpoint", "HPT372A/372N"},
36 {0x1103, 0x0006, NT, "Highpoint", "HPT302/302N"},
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000037
Carl-Daniel Hailfinger1c6d2ff2012-08-27 00:44:42 +000038 {0},
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000039};
40
Carl-Daniel Hailfinger8a3c60c2011-12-18 15:01:24 +000041static void atahpt_chip_writeb(const struct flashctx *flash, uint8_t val,
42 chipaddr addr);
43static uint8_t atahpt_chip_readb(const struct flashctx *flash,
44 const chipaddr addr);
Carl-Daniel Hailfingera5bcbce2014-07-19 22:03:29 +000045static const struct par_master par_master_atahpt = {
Thomas Heijligen43040f22022-06-23 14:38:35 +020046 .chip_readb = atahpt_chip_readb,
47 .chip_readw = fallback_chip_readw,
48 .chip_readl = fallback_chip_readl,
49 .chip_readn = fallback_chip_readn,
50 .chip_writeb = atahpt_chip_writeb,
51 .chip_writew = fallback_chip_writew,
52 .chip_writel = fallback_chip_writel,
53 .chip_writen = fallback_chip_writen,
Carl-Daniel Hailfingereaacd2d2011-11-09 23:40:00 +000054};
55
Thomas Heijligencc853d82021-05-04 15:32:17 +020056static int atahpt_init(void)
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000057{
Carl-Daniel Hailfingera2faddf2013-01-05 23:52:45 +000058 struct pci_dev *dev = NULL;
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000059 uint32_t reg32;
60
Carl-Daniel Hailfingerd6bb8282012-07-21 17:27:08 +000061 if (rget_io_perms())
62 return 1;
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000063
Carl-Daniel Hailfingera2faddf2013-01-05 23:52:45 +000064 dev = pcidev_init(ata_hpt, PCI_BASE_ADDRESS_4);
65 if (!dev)
66 return 1;
67
68 io_base_addr = pcidev_readbar(dev, PCI_BASE_ADDRESS_4);
Niklas Söderlund89edf362013-08-23 23:29:23 +000069 if (!io_base_addr)
70 return 1;
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000071
72 /* Enable flash access. */
Carl-Daniel Hailfingera2faddf2013-01-05 23:52:45 +000073 reg32 = pci_read_long(dev, REG_FLASH_ACCESS);
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000074 reg32 |= (1 << 24);
Carl-Daniel Hailfingera2faddf2013-01-05 23:52:45 +000075 rpci_write_long(dev, REG_FLASH_ACCESS, reg32);
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000076
Anastasia Klimchukc1f2a472021-08-27 15:47:46 +100077 return register_par_master(&par_master_atahpt, BUS_PARALLEL, NULL);
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000078}
79
Carl-Daniel Hailfinger8a3c60c2011-12-18 15:01:24 +000080static void atahpt_chip_writeb(const struct flashctx *flash, uint8_t val,
81 chipaddr addr)
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000082{
83 OUTL((uint32_t)addr, io_base_addr + BIOS_ROM_ADDR);
84 OUTB(val, io_base_addr + BIOS_ROM_DATA);
85}
86
Carl-Daniel Hailfinger8a3c60c2011-12-18 15:01:24 +000087static uint8_t atahpt_chip_readb(const struct flashctx *flash,
88 const chipaddr addr)
Uwe Hermannddd5c9e2010-02-21 21:17:00 +000089{
90 OUTL((uint32_t)addr, io_base_addr + BIOS_ROM_ADDR);
91 return INB(io_base_addr + BIOS_ROM_DATA);
92}
Andrew Morgana0743832011-07-25 22:07:05 +000093
Thomas Heijligencc853d82021-05-04 15:32:17 +020094const struct programmer_entry programmer_atahpt = {
95 .name = "atahpt",
96 .type = PCI,
97 .devs.dev = ata_hpt,
98 .init = atahpt_init,
Thomas Heijligencc853d82021-05-04 15:32:17 +020099};