blob: 8a6f766b55f8a9b0900804951e32091d692eb8b7 [file] [log] [blame]
Ronald G. Minnicheaab50b2003-09-12 22:41:53 +00001#ifndef __FLASH_H__
2#define __FLASH_H__ 1
3
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +00004#include <sys/io.h>
5#include <unistd.h>
Ollie Lho184a4042005-11-26 21:55:36 +00006#include <stdint.h>
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +00007
8struct flashchip {
Ollie Lho761bf1b2004-03-20 16:46:10 +00009 char *name;
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +000010 int manufacture_id;
11 int model_id;
12
Ollie Lho184a4042005-11-26 21:55:36 +000013 volatile uint8_t *virt_addr;
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +000014 int total_size;
15 int page_size;
16
17 int (*probe) (struct flashchip * flash);
18 int (*erase) (struct flashchip * flash);
Ollie Lho184a4042005-11-26 21:55:36 +000019 int (*write) (struct flashchip * flash, uint8_t *buf);
20 int (*read) (struct flashchip * flash, uint8_t *buf);
Ronald G. Minnicheaab50b2003-09-12 22:41:53 +000021
Ronald G. Minnich56439422002-09-06 16:58:14 +000022 int fd_mem;
Ollie Lho184a4042005-11-26 21:55:36 +000023 volatile uint8_t *virt_addr_2;
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +000024};
25
Ollie Lho184a4042005-11-26 21:55:36 +000026extern struct flashchip flashchips[];
27
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +000028#define AMD_ID 0x01
29#define AM_29F040B 0xA4
30
Ollie Lho761bf1b2004-03-20 16:46:10 +000031#define ATMEL_ID 0x1F /* Winbond Manufacture ID code */
32#define AT_29C040A 0xA4 /* Winbond w29c020c device code */
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +000033
34#define MX_ID 0xC2
35#define MX_29F002 0xB0
36
Ronald G. Minnich5b582f22006-02-23 17:16:44 +000037#define SHARP_ID 0xB0
38#define SHARP_LHF00L04 0xCF
39
Ollie Lho8b8897a2004-03-27 00:18:15 +000040#define SST_ID 0xBF /* SST Manufacturer ID code */
Ollie Lho761bf1b2004-03-20 16:46:10 +000041#define SST_29EE020A 0x10 /* SST 29EE020 device code */
42#define SST_28SF040 0x04 /* SST 29EE040 device code */
43#define SST_39SF020 0xB6 /* SST 39SF020 device */
44#define SST_39VF020 0xD6 /* SST 39VF020 device */
David Hendricks3770a112004-03-17 21:47:30 +000045#define SST_49LF040 0x51 /* SST 49LF040 device */
David Hendricks1f128102004-03-18 21:55:22 +000046#define SST_49LF080A 0x5B /* SST 48LF080A device */
Ollie Lho761bf1b2004-03-20 16:46:10 +000047#define SST_49LF002A 0x57 /* SST 49LF002A device */
48#define SST_49LF003A 0x1B /* SST 49LF003A device */
49#define SST_49LF004A 0x60 /* SST 49LF004A device */
50#define SST_49LF008A 0x5A /* SST 49LF008A device */
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +000051
Ollie Lho761bf1b2004-03-20 16:46:10 +000052#define PMC_ID 0x9D /* PMC Manufacturer ID[B code */
53#define PMC_49FL004 0x6E /* PMC 49FL004 device code */
Ronald G. Minniche3dad012004-02-10 21:34:18 +000054
Ollie Lho761bf1b2004-03-20 16:46:10 +000055#define WINBOND_ID 0xDA /* Winbond Manufacture ID code */
56#define W_29C011 0xC1 /* Winbond w29c011 device code */
57#define W_29C020C 0x45 /* Winbond w29c020c device code */
58#define W_49F002U 0x0B /* Winbond w29c020c device code */
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +000059
Ollie Lho761bf1b2004-03-20 16:46:10 +000060#define ST_ID 0x20
Ronald G. Minnich3c910ed2002-05-28 23:29:17 +000061#define ST_M29F400BT 0xD5
62
Ronald G. Minnicheaab50b2003-09-12 22:41:53 +000063#define MSYSTEMS_ID 0x156f
Ollie Lho761bf1b2004-03-20 16:46:10 +000064#define MSYSTEMS_MD2200 0xdb /* ? */
65#define MSYSTEMS_MD2800 0x30 /* hmm -- both 0x30 */
66#define MSYSTEMS_MD2802 0x30 /* hmm -- both 0x30 */
Ronald G. Minnich5e5f75e2002-01-29 18:21:41 +000067
Ronald G. Minnicheaab50b2003-09-12 22:41:53 +000068extern void myusec_delay(int time);
Ollie Lhocbbf1252004-03-17 22:22:08 +000069extern void myusec_calibrate_delay();
70extern int enable_flash_write(void);
Ollie Lho761bf1b2004-03-20 16:46:10 +000071#endif /* !__FLASH_H__ */