)]}'
{
  "commit": "29c23dd08474b2457ffd8a72ee3d8587676cd999",
  "tree": "73ccbc237df969f57ad5c9f7e044e0d4b9ca2656",
  "parents": [
    "8efb0b337a46aaa5f2da902aa862d30e6a1305be"
  ],
  "author": {
    "name": "Nico Huber",
    "email": "nico.h@gmx.de",
    "time": "Wed Dec 21 15:25:09 2022 +0000"
  },
  "committer": {
    "name": "Nico Huber",
    "email": "nico.h@gmx.de",
    "time": "Thu Jan 05 16:35:01 2023 +0000"
  },
  "message": "Add Alder Lake support\n\nLoosely based on commit 11680db4 (ichspi: Add Alder Lake support)\non flashrom master.\n\nBeside a little change in descriptor detection, no difference to\nTiger Lake was found. Hence, add new PCI IDs as 500 series.\n\nChange-Id: Icc1278755ff64f03128d8faadbca85a4ff76864d\nSigned-off-by: Nico Huber \u003cnico.h@gmx.de\u003e\nReviewed-on: https://review.coreboot.org/c/flashrom-stable/+/71448\nReviewed-by: Matt DeVillier \u003cmatt.devillier@gmail.com\u003e\nReviewed-by: Angel Pons \u003cth3fanbus@gmail.com\u003e\nTested-by: build bot (Jenkins) \u003cno-reply@coreboot.org\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "7bd12e7e4afb39c4563cf4b7f7639bc6fc74aad5",
      "old_mode": 33188,
      "old_path": "chipset_enable.c",
      "new_id": "4683da4677d2d0cb874e438a1e5b947e9b2f3976",
      "new_mode": 33188,
      "new_path": "chipset_enable.c"
    },
    {
      "type": "modify",
      "old_id": "26be1a298c2414dccc7d8d4af5fc43a30cbe5c5f",
      "old_mode": 33188,
      "old_path": "ich_descriptors.c",
      "new_id": "081481d4f9fbe7b9e1e4e1f9a904b7c2d0bd3523",
      "new_mode": 33188,
      "new_path": "ich_descriptors.c"
    },
    {
      "type": "modify",
      "old_id": "00c028252eeb6d7eb99b817d5a5323abf729b388",
      "old_mode": 33188,
      "old_path": "util/ich_descriptors_tool/ich_descriptors_tool.c",
      "new_id": "05208c8d72ac6170c41e9229ea3b2cfdb3bc6715",
      "new_mode": 33188,
      "new_path": "util/ich_descriptors_tool/ich_descriptors_tool.c"
    }
  ]
}
